{"id":"https://openalex.org/W3141779863","doi":"https://doi.org/10.1109/aspdac.2008.4484069","title":"LVDS-type on-chip transmision line interconnect with passive equalizers in 90nm CMOS process","display_name":"LVDS-type on-chip transmision line interconnect with passive equalizers in 90nm CMOS process","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W3141779863","doi":"https://doi.org/10.1109/aspdac.2008.4484069","mag":"3141779863"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4484069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073489833","display_name":"Akiko Mineyama","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Akiko Mineyama","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan"],"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079428934","display_name":"Hiroyuki Ito","orcid":"https://orcid.org/0000-0002-5687-0019"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Ito","raw_affiliation_strings":["Precision and Intelligence Laboratory, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan"],"affiliations":[{"raw_affiliation_string":"Precision and Intelligence Laboratory, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103760702","display_name":"Takahiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Ishii","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan"],"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064086312","display_name":"Kenichi Okada","orcid":"https://orcid.org/0000-0002-1082-7672"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Okada","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan"],"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049015548","display_name":"Kazuya Masu","orcid":"https://orcid.org/0000-0002-7121-8440"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuya Masu","raw_affiliation_strings":["Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan"],"affiliations":[{"raw_affiliation_string":"Integrated Research Institute, Tokyo Institute of Technology, 4259-R2-17 Nagatsuta, Midori-ku, Yokohama 226-8503 Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073489833"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39575516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e78 c","issue":null,"first_page":"97","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8132485151290894},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6750131249427795},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.666837751865387},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5788838863372803},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.5192632675170898},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.49505820870399475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44699278473854065},{"id":"https://openalex.org/keywords/electric-power-transmission","display_name":"Electric power transmission","score":0.43186354637145996},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4275766611099243},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4132847487926483},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3064771890640259},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20061716437339783}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8132485151290894},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6750131249427795},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.666837751865387},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5788838863372803},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.5192632675170898},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.49505820870399475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44699278473854065},{"id":"https://openalex.org/C140311924","wikidata":"https://www.wikidata.org/wiki/Q200928","display_name":"Electric power transmission","level":2,"score":0.43186354637145996},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4275766611099243},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4132847487926483},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3064771890640259},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20061716437339783},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4484069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2018755015","https://openalex.org/W3115307632","https://openalex.org/W4255886484","https://openalex.org/W787855002","https://openalex.org/W2949628984","https://openalex.org/W2096055231","https://openalex.org/W2543668496"],"abstract_inverted_index":{"This":[0],"paper":[1],"demonstrates":[2],"a":[3],"low":[4],"voltage":[5],"differential":[6],"signaling":[7,30],"(LVDS)-type":[8],"on-chip":[9,23,44],"transmission":[10],"line":[11],"(TL)":[12],"interconnect":[13,25],"to":[14],"solve":[15],"delay":[16,36],"issues":[17],"on":[18],"global":[19],"interconnects.":[20],"The":[21],"proposed":[22],"TL":[24],"can":[26],"achieve":[27],"10.5":[28],"Gbps":[29],"and":[31,38],"has":[32],"smaller":[33,35],"delay,":[34],"variation":[37],"better":[39],"power":[40],"efficiency":[41],"than":[42],"conventional":[43],"interconnects":[45],"at":[46],"high-frequencies.":[47]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}