{"id":"https://openalex.org/W4238218260","doi":"https://doi.org/10.1109/aspdac.2008.4484045","title":"Reconfigurable RTD-based circuit elements of complete logic functionality","display_name":"Reconfigurable RTD-based circuit elements of complete logic functionality","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4238218260","doi":"https://doi.org/10.1109/aspdac.2008.4484045"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4484045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000845985","display_name":"Yexin Zheng","orcid":"https://orcid.org/0000-0003-1960-3576"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yexin Zheng","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101441843","display_name":"Chao Huang","orcid":"https://orcid.org/0000-0003-1490-2171"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chao Huang","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000845985"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73519788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"86","issue":null,"first_page":"71","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multivibrator","display_name":"Multivibrator","score":0.7887119054794312},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.618847668170929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6040331125259399},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.536369800567627},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5031055808067322},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.49959683418273926},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.4801451861858368},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.47562840580940247},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45499783754348755},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4408300817012787},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4301055073738098},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42078137397766113},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.395163357257843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2785094976425171},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2716670334339142},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2333671748638153},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.20439571142196655},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13902190327644348},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.13802382349967957},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07961663603782654}],"concepts":[{"id":"https://openalex.org/C198537423","wikidata":"https://www.wikidata.org/wiki/Q259838","display_name":"Multivibrator","level":3,"score":0.7887119054794312},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.618847668170929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6040331125259399},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.536369800567627},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5031055808067322},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.49959683418273926},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.4801451861858368},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.47562840580940247},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45499783754348755},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4408300817012787},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4301055073738098},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42078137397766113},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.395163357257843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2785094976425171},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2716670334339142},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2333671748638153},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.20439571142196655},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13902190327644348},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.13802382349967957},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07961663603782654},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4484045","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484045","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1751367421","https://openalex.org/W1854797022","https://openalex.org/W2001167178","https://openalex.org/W2017624429","https://openalex.org/W2103818545","https://openalex.org/W2107867294","https://openalex.org/W2117787964","https://openalex.org/W2123865918","https://openalex.org/W2128181612","https://openalex.org/W2128725931","https://openalex.org/W2131687310","https://openalex.org/W2135436810","https://openalex.org/W2152374056","https://openalex.org/W2161156247","https://openalex.org/W2162332535","https://openalex.org/W2162722344","https://openalex.org/W4229813013","https://openalex.org/W4241048764","https://openalex.org/W4253095230"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2994343469","https://openalex.org/W2017528947","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W1905312773","https://openalex.org/W3105918491","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Resonant":[0],"tunneling":[1],"diodes":[2],"(RTDs)":[3],"have":[4],"demonstrated":[5],"promising":[6],"circuit":[7,47],"characteristics":[8],"of":[9],"high":[10],"speed":[11],"switching":[12],"property":[13],"and":[14,55],"versatile":[15],"functionality":[16],"with":[17,51],"negative":[18],"differential":[19],"resistance":[20],"(NDR).":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"propose":[26],"novel":[27],"programmable":[28,62],"logic":[29,42,64],"elements":[30,48],"(PLEs)":[31],"that":[32],"can":[33],"be":[34],"configured":[35],"to":[36],"realize":[37],"all":[38],"three-":[39],"or":[40],"four-input":[41],"functions.":[43],"These":[44],"simple":[45],"RTD-based":[46],"are":[49],"implemented":[50],"threshold":[52,57],"gates":[53,58],"(TGs)":[54],"multi-threshold":[56],"(MTTGs)":[59],"by":[60],"employing":[61],"monostable-bistable":[63],"element":[65],"(MOBILE)":[66],"principles.":[67],"We":[68],"also":[69],"developed":[70],"a":[71],"dynamically":[72],"reconfigurable":[73],"scheme":[74],"based":[75],"on":[76],"our":[77],"PLE":[78],"structures":[79],"which":[80],"facilitate":[81],"nanopipelining":[82],"without":[83],"incurring":[84],"delay":[85],"overheads.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}