{"id":"https://openalex.org/W3144300655","doi":"https://doi.org/10.1109/aspdac.2008.4484035","title":"Parallel fault backtracing for calculation of fault coverage","display_name":"Parallel fault backtracing for calculation of fault coverage","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W3144300655","doi":"https://doi.org/10.1109/aspdac.2008.4484035","mag":"3144300655"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4484035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054970559","display_name":"Sergei Devadze","orcid":"https://orcid.org/0000-0001-7445-3801"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Sergei Devadze","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059021602","display_name":"Artur Jutman","orcid":"https://orcid.org/0000-0002-2018-5589"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Artur Jutman","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"667","last_page":"672"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390352845191956},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6252447962760925},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5855650305747986},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.55623859167099},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5553478598594666},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5546832084655762},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5351252555847168},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.5268422961235046},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5132851600646973},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5071010589599609},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4970727264881134},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.48923611640930176},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46821120381355286},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4420161545276642},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.43739867210388184},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4364306330680847},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4358970820903778},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4200814366340637},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.33030369877815247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21745869517326355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14016172289848328}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390352845191956},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6252447962760925},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5855650305747986},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.55623859167099},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5553478598594666},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5546832084655762},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5351252555847168},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.5268422961235046},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5132851600646973},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5071010589599609},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4970727264881134},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.48923611640930176},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46821120381355286},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4420161545276642},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.43739867210388184},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4364306330680847},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4358970820903778},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4200814366340637},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.33030369877815247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21745869517326355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14016172289848328},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4484035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4484035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323985","display_name":"Ettev\u00f5tluse Arendamise Sihtasutus","ror":"https://ror.org/02sfn4p13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W615231762","https://openalex.org/W1849928240","https://openalex.org/W2021218329","https://openalex.org/W2057301315","https://openalex.org/W2069246068","https://openalex.org/W2076000316","https://openalex.org/W2155389389","https://openalex.org/W2161792710","https://openalex.org/W2171438638","https://openalex.org/W4250678187","https://openalex.org/W4252337063","https://openalex.org/W6619240534","https://openalex.org/W6638735712","https://openalex.org/W6662307717","https://openalex.org/W6832614888"],"related_works":["https://openalex.org/W2181492660","https://openalex.org/W2031110496","https://openalex.org/W2161696808","https://openalex.org/W1999039453","https://openalex.org/W2101162821","https://openalex.org/W2885828488","https://openalex.org/W2162747415","https://openalex.org/W2157154381","https://openalex.org/W4253743993","https://openalex.org/W2086978559"],"abstract_inverted_index":{"A":[0,41],"new":[1],"improved":[2],"method":[3,19],"for":[4,53,82],"calculation":[5],"of":[6,39,55,63,85,89,98,104],"fault":[7,11,105,115],"coverage":[8],"with":[9],"parallel":[10,81],"backtracing":[12,54],"in":[13,80,119],"combinational":[14],"circuits":[15,30],"is":[16,20,44,69],"proposed.":[17],"The":[18,67],"based":[21],"on":[22],"structurally":[23],"synthesized":[24],"BDDs":[25],"(SSBDD)":[26],"which":[27],"represent":[28,37],"gate-level":[29],"at":[31],"higher,":[32],"macro":[33],"level":[34,94],"where":[35],"macros":[36],"subnetworks":[38],"gates.":[40],"topological":[42,100],"analysis":[43],"carried":[45],"out":[46],"to":[47,57,71,111],"generate":[48],"an":[49],"efficient":[50],"optimized":[51],"model":[52],"faults":[56],"minimize":[58],"the":[59,64,78,90,99,102,112,117],"repeated":[60],"calculations":[61],"because":[62],"reconvergent":[65],"fanouts.":[66],"algorithm":[68],"equivalent":[70],"exact":[72],"critical":[73],"path":[74],"tracing,":[75],"however,":[76],"processing":[77],"backtrace":[79],"a":[83],"group":[84],"test":[86],"patterns.":[87],"Because":[88],"parallelism,":[91],"higher":[92],"abstraction":[93],"modeling,":[95],"and":[96],"optimization":[97],"model,":[101],"speed":[103,120],"simulation":[106],"was":[107,121],"considerably":[108],"increased.":[109],"Compared":[110],"state-of-the-art":[113],"commercial":[114],"simulators":[116],"gain":[118],"several":[122],"times.":[123]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}