{"id":"https://openalex.org/W4252188943","doi":"https://doi.org/10.1109/aspdac.2008.4483999","title":"Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering","display_name":"Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4252188943","doi":"https://doi.org/10.1109/aspdac.2008.4483999"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4483999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111922604","display_name":"Debasish Das","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Debasish Das","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037460485","display_name":"Kip Killpack","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kip Killpack","raw_affiliation_strings":["Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Strategic CAD Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandramouli Kashyap","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Jas","raw_affiliation_strings":["Validation and Test Solutions, Intel Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Validation and Test Solutions, Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052779900","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0002-0869-3038"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3453,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73974466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"486","last_page":"491"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7876020669937134},{"id":"https://openalex.org/keywords/pessimism","display_name":"Pessimism","score":0.7118737697601318},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6970354318618774},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.652930498123169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5731633305549622},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5343106985092163},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5042811632156372},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4358973205089569},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3957374691963196},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3262079358100891},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23370429873466492},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1860995590686798},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12678790092468262}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7876020669937134},{"id":"https://openalex.org/C9992130","wikidata":"https://www.wikidata.org/wiki/Q484954","display_name":"Pessimism","level":2,"score":0.7118737697601318},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6970354318618774},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.652930498123169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5731633305549622},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5343106985092163},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5042811632156372},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4358973205089569},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3957374691963196},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3262079358100891},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23370429873466492},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1860995590686798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12678790092468262},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4483999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1513339763","https://openalex.org/W1547254974","https://openalex.org/W1984588379","https://openalex.org/W1997117124","https://openalex.org/W2119241964","https://openalex.org/W2123692429","https://openalex.org/W2124335830","https://openalex.org/W2135742364","https://openalex.org/W2145539779","https://openalex.org/W2148151394","https://openalex.org/W2151400049","https://openalex.org/W2160444875","https://openalex.org/W2165210723","https://openalex.org/W4210274887","https://openalex.org/W4232768956","https://openalex.org/W4251268624","https://openalex.org/W6649522995","https://openalex.org/W6677826142","https://openalex.org/W6684514280"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"With":[0],"continued":[1],"scaling":[2],"of":[3,10,94,96],"technology":[4],"into":[5],"nanometer":[6],"regimes,":[7],"the":[8,25],"impact":[9],"coupling":[11,53],"induced":[12],"delay":[13],"variations":[14],"is":[15],"significant.":[16],"While":[17],"several":[18],"coupling-aware":[19],"static":[20],"timers":[21],"have":[22],"been":[23],"proposed,":[24],"results":[26],"are":[27],"often":[28],"pessimistic":[29],"with":[30],"many":[31],"false":[32],"failures.":[33],"We":[34,49],"present":[35],"an":[36,83],"integrated":[37],"iterative":[38],"timing":[39,76,101],"filtering":[40,43,102],"and":[41,59,61],"logic":[42,108],"based":[44,55],"approach":[45],"to":[46],"reduce":[47],"pessimism.":[48],"use":[50],"a":[51,79,90],"realistic":[52],"model":[54],"on":[56],"arrival":[57],"times":[58],"slews":[60],"show":[62],"that":[63,104],"non-iterative":[64],"pessimism":[65,92],"reduction":[66,93],"algorithms":[67],"proposed":[68],"in":[69],"previous":[70],"research":[71],"may":[72],"give":[73],"potentially":[74],"nonconservative":[75],"results.":[77],"On":[78],"functional":[80],"block":[81],"from":[82],"industrial":[84],"65nm":[85],"microprocessor,":[86],"our":[87],"algorithm":[88],"produced":[89],"maximum":[91],"11.18%":[95],"cycle":[97],"time":[98],"over":[99],"converged":[100],"analysis":[103],"does":[105],"not":[106],"consider":[107],"constraints.":[109]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}