{"id":"https://openalex.org/W4254173926","doi":"https://doi.org/10.1109/aspdac.2008.4483995","title":"Full-chip thermal analysis for the early design stage via generalized integral transforms","display_name":"Full-chip thermal analysis for the early design stage via generalized integral transforms","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4254173926","doi":"https://doi.org/10.1109/aspdac.2008.4483995"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4483995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024524782","display_name":"Peiyu Huang","orcid":"https://orcid.org/0000-0003-4226-9369"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Yu Huang","raw_affiliation_strings":["Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100881117","display_name":"Chih\u2010Kang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Kang Lin","raw_affiliation_strings":["Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006193680","display_name":"Yu\u2010Min Lee","orcid":"https://orcid.org/0000-0002-4009-924X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Min Lee","raw_affiliation_strings":["Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0175,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80456643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"25","issue":null,"first_page":"462","last_page":"467"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6707601547241211},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6517645120620728},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6409115791320801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.61683189868927},{"id":"https://openalex.org/keywords/truncation","display_name":"Truncation (statistics)","score":0.5215322971343994},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5165835618972778},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4653025269508362},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.4350256323814392},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4167400896549225},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23871758580207825},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19697308540344238},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1647476851940155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1491512954235077},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11695978045463562}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6707601547241211},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6517645120620728},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6409115791320801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61683189868927},{"id":"https://openalex.org/C106195933","wikidata":"https://www.wikidata.org/wiki/Q7847935","display_name":"Truncation (statistics)","level":2,"score":0.5215322971343994},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5165835618972778},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4653025269508362},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.4350256323814392},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4167400896549225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23871758580207825},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19697308540344238},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1647476851940155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1491512954235077},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11695978045463562},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4483995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1596035524","https://openalex.org/W1971044037","https://openalex.org/W1995053109","https://openalex.org/W2011754954","https://openalex.org/W2129960401","https://openalex.org/W2132820637","https://openalex.org/W2142917139","https://openalex.org/W6653348908","https://openalex.org/W6680627165"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W2111089054"],"abstract_inverted_index":{"The":[0],"capability":[1],"of":[2,48,62,69,104],"predicting":[3],"the":[4,39,46,59,72,89],"temperature":[5,60,90],"profile":[6],"is":[7],"critically":[8],"important":[9],"for":[10,38],"circuit":[11],"timing":[12],"estimation,":[13,17],"leakage":[14],"reduction,":[15],"power":[16],"hotspot":[18],"avoidance,":[19],"and":[20,32],"reliability":[21],"concerns":[22],"during":[23],"modern":[24],"IC":[25],"designs.":[26],"This":[27],"paper":[28],"presents":[29],"an":[30,102],"accurate":[31],"fast":[33,79],"analytical":[34],"full-chip":[35,63],"thermal":[36],"simulator":[37],"early-stage":[40],"temperature-aware":[41],"chip":[42],"design.":[43],"By":[44],"using":[45],"technique":[47],"generalized":[49],"integral":[50],"transforms":[51],"(GIT),":[52],"our":[53,96],"proposed":[54],"method":[55],"can":[56,100],"accurately":[57],"estimate":[58],"distribution":[61],"with":[64,108],"very":[65],"small":[66],"truncation":[67],"points":[68],"bases":[70],"in":[71],"spatial":[73],"domain.":[74],"We":[75],"also":[76],"develop":[77],"a":[78,109],"Fourier":[80],"transform":[81],"(FFT)":[82],"like":[83],"evaluating":[84],"algorithm":[85],"to":[86],"efficiently":[87],"evaluate":[88],"distribution.":[91],"Experimental":[92],"results":[93],"confirm":[94],"that":[95],"GIT":[97],"based":[98,114],"analyzer":[99],"achieve":[101],"order":[103],"magnitude":[105],"speedup":[106],"compared":[107],"highly":[110],"efficient":[111],"Green's":[112],"function":[113],"method.":[115]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}