{"id":"https://openalex.org/W4240994858","doi":"https://doi.org/10.1109/aspdac.2008.4483971","title":"Load scheduling: Reducing pressure on distributed register files for free","display_name":"Load scheduling: Reducing pressure on distributed register files for free","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4240994858","doi":"https://doi.org/10.1109/aspdac.2008.4483971"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4483971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100531073","display_name":"Mei Wen","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mei Wen","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041278405","display_name":"Nan Wu","orcid":"https://orcid.org/0000-0002-9429-2889"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nan Wu","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068716077","display_name":"Maolin Guan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Maolin Guan","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100710936","display_name":"Chunyuan Zhang","orcid":"https://orcid.org/0000-0002-0944-2708"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chunyuan Zhang","raw_affiliation_strings":["National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China"],"affiliations":[{"raw_affiliation_string":"National Laboratory for Parallel and Distributed Processing, Changsha, Hunan, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100531073"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.23751262,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74797593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"340","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8657209873199463},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8155497312545776},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7701181769371033},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7632623910903931},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.743927001953125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5930763483047485},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5613909363746643},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4885483682155609},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4519193470478058},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.40586790442466736},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30598747730255127},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.3038538694381714},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24445179104804993},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.09413030743598938},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.0802350640296936}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8657209873199463},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8155497312545776},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7701181769371033},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7632623910903931},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.743927001953125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5930763483047485},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5613909363746643},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4885483682155609},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4519193470478058},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.40586790442466736},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30598747730255127},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.3038538694381714},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24445179104804993},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.09413030743598938},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0802350640296936},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4483971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1498962072","https://openalex.org/W1968518918","https://openalex.org/W2075137135","https://openalex.org/W2114067856","https://openalex.org/W2139802090","https://openalex.org/W2148051985","https://openalex.org/W2165125411","https://openalex.org/W4242383623","https://openalex.org/W4252202719","https://openalex.org/W4253240009","https://openalex.org/W6680730535"],"related_works":["https://openalex.org/W1942542608","https://openalex.org/W3022691489","https://openalex.org/W2353958330","https://openalex.org/W2165125411","https://openalex.org/W2581286023","https://openalex.org/W2049342712","https://openalex.org/W2911679140","https://openalex.org/W2000718530","https://openalex.org/W2357256492","https://openalex.org/W2054117411"],"abstract_inverted_index":{"In":[0],"this":[1,77],"paper":[2,78],"we":[3],"describe":[4],"load":[5,12,42],"scheduling,":[6],"a":[7],"novel":[8],"method":[9],"that":[10,55],"balances":[11],"among":[13],"register":[14,23,31,87],"files":[15,32],"by":[16],"residual":[17],"resources.":[18],"Load":[19],"scheduling":[20,37,43],"can":[21,69,91],"reduce":[22],"pressure":[24],"for":[25,46,100],"clustered":[26],"VLIW":[27,36],"processors":[28],"with":[29,85],"distributed":[30],"while":[33],"not":[34],"increasing":[35,97],"length.":[38],"We":[39],"have":[40],"implemented":[41],"in":[44,76,82],"compiler":[45],"Imagine":[47],"and":[48,68],"FT64":[49],"stream":[50],"processors.":[51],"The":[52,73],"result":[53],"shows":[54],"the":[56,61,98,101],"proposed":[57],"technique":[58],"effectively":[59],"reduces":[60],"number":[62,102],"of":[63,96,103],"variables":[64],"spilled":[65],"to":[66],"memory,":[67],"even":[70],"eliminate":[71],"it.":[72],"algorithm":[74],"presented":[75],"is":[79],"extremely":[80],"efficient":[81],"embedded":[83],"processor":[84],"limited":[86],"resource":[88],"because":[89],"it":[90],"improve":[92],"registers":[93],"utilization":[94],"instead":[95],"requirement":[99],"registers.":[104]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}