{"id":"https://openalex.org/W3147363670","doi":"https://doi.org/10.1109/aspdac.2008.4483952","title":"Interconnect modeling for improved system-level design optimization","display_name":"Interconnect modeling for improved system-level design optimization","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W3147363670","doi":"https://doi.org/10.1109/aspdac.2008.4483952","mag":"3147363670"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4483952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Luca Carloni","raw_affiliation_strings":["CS Department, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"CS Department, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073362797","display_name":"Andrew B. Kahng","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["ECE Department, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113668854","display_name":"Swamy Muddu","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swamy Muddu","raw_affiliation_strings":["ECE Department, University of California Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006764452","display_name":"Alessandro Pinto","orcid":"https://orcid.org/0000-0001-8308-311X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alessandro Pinto","raw_affiliation_strings":["ECE Department, University of California Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["ECE Department, University of California Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101915392","display_name":"Puneet Sharma","orcid":"https://orcid.org/0000-0003-4594-8164"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Sharma","raw_affiliation_strings":["ECE Department, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5009992367"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":5.4247,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.95907436,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"258","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7242574095726013},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6152943968772888},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5829912424087524},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.5549816489219666},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5140315294265747},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4693380892276764},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4312964677810669},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4249935746192932},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.41883713006973267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.388132780790329},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3800751864910126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17645999789237976},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09593799710273743}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7242574095726013},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6152943968772888},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5829912424087524},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.5549816489219666},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5140315294265747},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4693380892276764},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4312964677810669},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4249935746192932},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.41883713006973267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.388132780790329},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3800751864910126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17645999789237976},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09593799710273743},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4483952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1492580319","https://openalex.org/W1556480701","https://openalex.org/W2012173826","https://openalex.org/W2046530548","https://openalex.org/W2068257545","https://openalex.org/W2108816571","https://openalex.org/W2114772983","https://openalex.org/W2115045032","https://openalex.org/W2123184444","https://openalex.org/W2131066779","https://openalex.org/W2135742364","https://openalex.org/W2154249113","https://openalex.org/W2156391618","https://openalex.org/W2160642395","https://openalex.org/W2163626738","https://openalex.org/W2165437459","https://openalex.org/W2171825402","https://openalex.org/W2171938271","https://openalex.org/W4205958241","https://openalex.org/W4235055076","https://openalex.org/W4255541183","https://openalex.org/W6679531619"],"related_works":["https://openalex.org/W2150005717","https://openalex.org/W2010842983","https://openalex.org/W2545414197","https://openalex.org/W2749207361","https://openalex.org/W2034700470","https://openalex.org/W2131200199","https://openalex.org/W1881134983","https://openalex.org/W1533060659","https://openalex.org/W2182983346","https://openalex.org/W2801659869"],"abstract_inverted_index":{"Accurate":[0],"modeling":[1,91,174],"of":[2,7,36,82,96,122,199],"delay,":[3],"power,":[4],"and":[5,50,64,71,93,110,114,141,148,168,213],"area":[6],"interconnections":[8],"early":[9],"in":[10,23,33,52,145,163],"the":[11,34,164,171,183,200],"design":[12,112],"phase":[13],"is":[14],"crucial":[15],"for":[16,48,62,139,204],"effective":[17],"system-level":[18,24,60,193],"optimization.":[19],"Models":[20],"presently":[21],"used":[22],"optimizations,":[25],"such":[26],"as":[27,101],"network-on-chip":[28],"(NoC)":[29],"synthesis,":[30],"are":[31,57,99,132,180],"inaccurate":[32],"presence":[35],"deep-submicron":[37],"effects.":[38],"In":[39],"this":[40],"paper,":[41],"we":[42],"propose":[43],"new,":[44],"highly":[45],"accurate":[46,135,173],"models":[47,56,77,105,131,138,162,191],"delay":[49],"power":[51],"buffered":[53,143],"interconnects;":[54],"these":[55],"usable":[58],"by":[59,182,189],"designers":[61,194],"existing":[63],"future":[65],"technologies.":[66],"We":[67,127,158],"present":[68],"a":[69,79,94,115],"general":[70],"transferable":[72],"methodology":[73],"to":[74,195],"construct":[75],"our":[76,130,161,190],"from":[78],"wide":[80],"variety":[81],"reliable":[83],"sources":[84],"(Liberty,":[85],"LEF/ITF,":[86],"ITRS,":[87],"PTM,":[88],"etc.).":[89],"The":[90,185],"infrastructure,":[92],"number":[95],"characterized":[97],"technologies,":[98],"available":[100],"open":[102],"source.":[103],"Our":[104],"comprehend":[106],"key":[107],"interconnect":[108],"circuit":[109],"layout":[111],"styles,":[113],"power-efficient":[116],"buffering":[117,125],"technique":[118],"that":[119,129,170,179],"overcomes":[120],"unrealities":[121],"previous":[123,137],"delay-driven":[124],"techniques.":[126],"show":[128,169],"significantly":[133,175],"more":[134,172],"than":[136],"global":[140],"intermediate":[142],"interconnects":[144],"90":[146],"nm":[147,150],"65":[149],"foundry":[151],"processes":[152],"-":[153],"essentially":[154],"matching":[155],"signoff":[156],"analyses.":[157],"also":[159],"integrate":[160],"COSI-OCC":[165],"synthesis":[166],"tool":[167],"affects":[176],"optimal/achievable":[177],"architectures":[178],"synthesized":[181],"tool.":[184],"increased":[186],"accuracy":[187],"provided":[188],"enables":[192],"obtain":[196],"better":[197],"assessments":[198],"achievable":[201],"performance/power/area":[202],"tradeoffs":[203],"(communication-centric":[205],"aspects":[206],"of)":[207],"system":[208],"design,":[209],"with":[210],"negligible":[211],"setup":[212],"overhead":[214],"burdens.":[215]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}