{"id":"https://openalex.org/W4234777321","doi":"https://doi.org/10.1109/aspdac.2008.4483933","title":"A multicycle communication architecture and synthesis flow for Global interconnect Resource Sharing","display_name":"A multicycle communication architecture and synthesis flow for Global interconnect Resource Sharing","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W4234777321","doi":"https://doi.org/10.1109/aspdac.2008.4483933"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2008.4483933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102735105","display_name":"Wei\u2010Sheng Huang","orcid":"https://orcid.org/0000-0001-7784-9289"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Sheng Huang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102358989","display_name":"Yu-Ru Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ru Hong","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107969989","display_name":"Juinn-Dar Huang","orcid":"https://orcid.org/0000-0001-5961-7863"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juinn-Dar Huang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029053772","display_name":"Ya\u2010Shih Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Shih Huang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102735105"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.8331,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.88197037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7653502225875854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6789380311965942},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.6712826490402222},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6397520899772644},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6070472598075867},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5992968678474426},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5910102128982544},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4985229969024658},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46602770686149597},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.4565728008747101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4025769829750061},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33941376209259033},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2697709798812866},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13443821668624878},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08959242701530457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08548888564109802},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08423614501953125},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.07463964819908142},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0706765353679657}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7653502225875854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6789380311965942},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.6712826490402222},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6397520899772644},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6070472598075867},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5992968678474426},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5910102128982544},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4985229969024658},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46602770686149597},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.4565728008747101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4025769829750061},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33941376209259033},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2697709798812866},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13443821668624878},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08959242701530457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08548888564109802},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08423614501953125},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.07463964819908142},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0706765353679657},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2008.4483933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2008.4483933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1539247619","https://openalex.org/W1793548491","https://openalex.org/W1965585119","https://openalex.org/W2127680764","https://openalex.org/W2153889277","https://openalex.org/W2158566102","https://openalex.org/W4249006057","https://openalex.org/W4255374779","https://openalex.org/W6641587475","https://openalex.org/W6675804706","https://openalex.org/W6679153298","https://openalex.org/W6682767452"],"related_works":["https://openalex.org/W4297672591","https://openalex.org/W4390073573","https://openalex.org/W2155935413","https://openalex.org/W2755854447","https://openalex.org/W2282591083","https://openalex.org/W2035414676","https://openalex.org/W2070566991","https://openalex.org/W2065941861","https://openalex.org/W2111112953","https://openalex.org/W4245151507"],"abstract_inverted_index":{"In":[0,47],"deep":[1],"submicron":[2],"technology,":[3],"wire":[4],"delay":[5],"is":[6,11,100],"no":[7],"longer":[8],"negligible":[9],"and":[10,68,80,94,103,121],"gradually":[12],"dominating":[13],"the":[14,23,52,72,78,126],"system":[15],"latency.":[16,33],"Some":[17],"state-of-the-art":[18],"architectural":[19],"synthesis":[20],"flows":[21],"adopt":[22],"distributed":[24,54],"register":[25,55,81],"(DR)":[26],"architecture":[27,61],"to":[28,62,125],"cope":[29],"with":[30],"this":[31,48,98],"increasing":[32],"The":[34],"DR":[35],"architecture,":[36,74],"though":[37],"allows":[38],"multicycle":[39],"communication,":[40],"introduces":[41],"extra":[42],"overhead":[43],"on":[44,71],"interconnect":[45],"resource.":[46],"paper,":[49],"we":[50,75],"propose":[51],"regular":[53],"-":[56],"global":[57,64],"resource":[58],"sharing":[59,65],"(RDR-GRS)":[60],"enable":[63],"of":[66,89,97],"interconnects":[67],"registers.":[69],"Based":[70],"RDR-GRS":[73],"further":[76],"define":[77],"channel":[79],"allocation":[82],"problem":[83,88,99],"as":[84],"a":[85],"path":[86],"scheduling":[87],"data":[90],"transfers.":[91],"A":[92],"formal":[93],"flexible":[95],"formulation":[96],"then":[101],"presented":[102],"optimally":[104],"solved":[105],"by":[106],"Integer":[107],"Linear":[108],"Programming":[109],"(ILP).":[110],"Experimental":[111],"results":[112],"show":[113],"that":[114],"RDR-GRS/ILP":[115],"can":[116],"averagely":[117],"reduce":[118],"58%":[119],"wires":[120],"35%":[122],"registers":[123],"compared":[124],"previous":[127],"work.":[128]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}