{"id":"https://openalex.org/W3141190604","doi":"https://doi.org/10.1109/aspdac.2006.1594799","title":"Abridged addressing: a low power memory addressing strategy","display_name":"Abridged addressing: a low power memory addressing strategy","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3141190604","doi":"https://doi.org/10.1109/aspdac.2006.1594799","mag":"3141190604"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594799","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P.R. Panda","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027215692"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42307692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"892","last_page":"897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7163056135177612},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5991047620773315},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5389694571495056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5299953818321228},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5138683319091797},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4797959625720978},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46138909459114075},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42325013875961304},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28064852952957153},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26009202003479004},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08592024445533752}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7163056135177612},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5991047620773315},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5389694571495056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5299953818321228},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5138683319091797},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4797959625720978},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46138909459114075},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42325013875961304},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28064852952957153},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26009202003479004},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08592024445533752},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/aspdac.2006.1594799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594799","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.452.7859","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.452.7859","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dent.cecs.uci.edu/~papers/aspdac06/pdf/p892_9A-3.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.78.8896","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.8896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://embedded.cse.iitd.ernet.in/homepage/docs/pubs/panda-aspdac06.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2034674049","https://openalex.org/W2036579931","https://openalex.org/W2100669418","https://openalex.org/W2114893176","https://openalex.org/W2125690626","https://openalex.org/W2140049040","https://openalex.org/W2152061654","https://openalex.org/W2159001033","https://openalex.org/W2165072326","https://openalex.org/W2475556675","https://openalex.org/W4243893337","https://openalex.org/W4251916958"],"related_works":["https://openalex.org/W2138847","https://openalex.org/W3091560401","https://openalex.org/W261562921","https://openalex.org/W2381395788","https://openalex.org/W2501039532","https://openalex.org/W2043352873","https://openalex.org/W1609765068","https://openalex.org/W2953954757","https://openalex.org/W2966121602","https://openalex.org/W2059093626"],"abstract_inverted_index":{"The":[0,17,81],"memory":[1,18,30,49],"subsystem":[2,50],"is":[3,106,109,121],"known":[4],"to":[5],"comprise":[6],"a":[7,44,55],"significant":[8],"fraction":[9],"of":[10,25,96,99],"the":[11,23,29,36,40,48,71,77,90,97,102,118,124],"power":[12,51,65,115],"dissipation":[13,66],"in":[14,39,89],"embedded":[15],"systems.":[16],"addressing":[19,41,57,78,91,119],"strategy,":[20,58,82],"which":[21,83],"determines":[22],"sequence":[24],"addresses":[26],"appearing":[27],"on":[28,47,85],"address":[31,72,103],"bus":[32,73,104],"as":[33,35,75,133,135],"well":[34,76,134],"switching":[37,74,105],"activity":[38],"logic,":[42,92],"has":[43],"major":[45],"impact":[46],"dissipation.":[52],"We":[53],"present":[54],"novel":[56],"Abridged":[59],"Addressing,":[60],"that":[61],"helps":[62,93],"reduce":[63],"system":[64],"by":[67],"substantially":[68],"reducing":[69],"both":[70,128],"logic":[79],"power.":[80],"relies":[84],"minimizing":[86],"register":[87],"accesses":[88],"overcome":[94],"some":[95],"limitations":[98],"existing":[100],"approaches:":[101],"low;":[107],"there":[108],"very":[110],"little":[111],"area,":[112],"performance,":[113],"and":[114,117,130,137],"overhead;":[116],"hardware":[120],"simpler,":[122],"making":[123],"technique":[125],"suitable":[126],"for":[127],"on-chip":[129],"off-chip":[131],"memory,":[132],"single-port":[136],"multi-port":[138],"memories":[139]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}