{"id":"https://openalex.org/W4250380587","doi":"https://doi.org/10.1109/aspdac.2006.1594797","title":"TAPHS: thermal-aware unified physical-level and high-level synthesis","display_name":"TAPHS: thermal-aware unified physical-level and high-level synthesis","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4250380587","doi":"https://doi.org/10.1109/aspdac.2006.1594797"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594797","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005095014","display_name":"Zhenyu Gu","orcid":"https://orcid.org/0000-0003-3921-5837"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Zhenyu Gu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108401218","display_name":"Yonghong Yang","orcid":"https://orcid.org/0009-0002-0020-6247"},"institutions":[{"id":"https://openalex.org/I204722609","display_name":"Queen's University","ror":"https://ror.org/02y72wh86","country_code":"CA","type":"education","lineage":["https://openalex.org/I204722609"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yonghong Yang","raw_affiliation_strings":["ECE Department, Queen's University, Kingston, ON, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, Queen's University, Kingston, ON, Canada","institution_ids":["https://openalex.org/I204722609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100404656","display_name":"Jia Wang","orcid":"https://orcid.org/0000-0002-6159-6085"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Wang","raw_affiliation_strings":["EECS Department, Northwestern University, Evanston, IL, U.S.A"],"affiliations":[{"raw_affiliation_string":"EECS Department, Northwestern University, Evanston, IL, U.S.A","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019414338","display_name":"R.P. Dick","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.P. Dick","raw_affiliation_strings":["EECS Department, Northwestern University, Evanston, IL, U.S.A"],"affiliations":[{"raw_affiliation_string":"EECS Department, Northwestern University, Evanston, IL, U.S.A","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100735522","display_name":"Shang Li","orcid":"https://orcid.org/0000-0002-6374-394X"},"institutions":[{"id":"https://openalex.org/I204722609","display_name":"Queen's University","ror":"https://ror.org/02y72wh86","country_code":"CA","type":"education","lineage":["https://openalex.org/I204722609"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["ECE Department, Queen's University, Kingston, ON, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, Queen's University, Kingston, ON, Canada","institution_ids":["https://openalex.org/I204722609"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005095014"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.229,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79213886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":null,"first_page":"879","last_page":"885"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8041725158691406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5579591393470764},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.529326856136322},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.52921062707901},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4266817569732666},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.414936363697052},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41171708703041077},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3969917297363281},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3733100891113281},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35385438799858093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2459324300289154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21572065353393555}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8041725158691406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5579591393470764},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.529326856136322},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.52921062707901},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4266817569732666},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.414936363697052},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41171708703041077},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3969917297363281},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3733100891113281},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35385438799858093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2459324300289154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21572065353393555},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/aspdac.2006.1594797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594797","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.128.5171","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.5171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://post.queensu.ca/~shangl/papers/gu06jan.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.496.8874","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.496.8874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://robertdick.org/publications/gu06jan.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1538951169","https://openalex.org/W1541633348","https://openalex.org/W1702702848","https://openalex.org/W1890614305","https://openalex.org/W2076489945","https://openalex.org/W2103988312","https://openalex.org/W2107996516","https://openalex.org/W2121318787","https://openalex.org/W2127316331","https://openalex.org/W2129021906","https://openalex.org/W2140227009","https://openalex.org/W2168713471","https://openalex.org/W2495171351","https://openalex.org/W2544965182","https://openalex.org/W4235923234","https://openalex.org/W4235990555","https://openalex.org/W4239055271","https://openalex.org/W4249551816","https://openalex.org/W4250661686","https://openalex.org/W4253343649","https://openalex.org/W4253995697","https://openalex.org/W6637416867","https://openalex.org/W6675224354","https://openalex.org/W6676168429","https://openalex.org/W6682184148"],"related_works":["https://openalex.org/W3010631755","https://openalex.org/W2138401961","https://openalex.org/W4249576260","https://openalex.org/W4388721364","https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2098316714"],"abstract_inverted_index":{"Thermal":[0,10],"effects":[1,26],"are":[2,108,195],"becoming":[3],"increasingly":[4],"important":[5],"during":[6,27],"integrated":[7,99,166,203],"circuit":[8,167,204],"design.":[9],"characteristics":[11],"influence":[12],"reliability,":[13],"power":[14,53,125,170],"consumption,":[15],"cooling":[16],"costs,":[17],"and":[18,55,62,76,80,88,101,115,127,169],"performance.":[19],"It":[20],"is":[21,135,206],"necessary":[22],"to":[23,38,48,121,137,152,184],"consider":[24],"thermal":[25,58,81,103,140],"all":[28],"levels":[29],"of":[30,98,156],"the":[31,35,39,123],"design":[32,61,67,73],"process,":[33],"from":[34],"architectural":[36],"level":[37],"physical":[40,72],"level.":[41],"However,":[42],"design-time":[43],"temperature":[44,177,187,193],"prediction":[45],"requires":[46],"access":[47],"block":[49],"placement,":[50],"wire":[51,79],"models,":[52],"profile,":[54,141],"a":[56,154,189,198],"chip-package":[57],"model.":[59],"Thermal-aware":[60],"synthesis":[63,93],"necessarily":[64],"couple":[65],"architectural-level":[66],"decisions":[68],"(e.g.,":[69,74,78],"scheduling)":[70],"with":[71,188],"floorplanning)":[75],"modeling":[77],"modeling).":[82],"This":[83],"article":[84],"proposes":[85],"an":[86],"efficient":[87],"accurate":[89],"thermal-aware":[90,132],"floor-planning":[91],"high-level":[92,100],"system":[94,149],"that":[95,161],"makes":[96],"use":[97],"physical-level":[102],"optimization":[104],"techniques.":[105],"Voltage":[106],"islands":[107],"automatically":[109],"generated":[110],"via":[111],"novel":[112],"slack":[113],"distribution":[114],"voltage":[116],"partitioning":[117],"algorithms":[118],"in":[119],"order":[120],"reduce":[122],"design's":[124],"consumption":[126],"peak":[128,145,164,176,186,192,201],"temperature.":[129,146],"A":[130],"new":[131],"floorplanning":[133],"technique":[134],"proposed":[136,148,173],"balance":[138],"chip":[139],"thereby":[142],"further":[143],"reducing":[144],"The":[147,172],"was":[150],"used":[151,183],"synthesize":[153],"number":[155],"benchmarks,":[157],"yielding":[158],"numerous":[159],"designs":[160],"trade":[162],"off":[163],"temperature,":[165,202],"area,":[168,191],"consumption.":[171],"techniques":[174],"reduces":[175],"by":[178,208],"12.5degC":[179],"on":[180,200,210],"average.":[181],"When":[182],"minimize":[185],"fixed":[190],"reductions":[194],"common.":[196],"Under":[197],"constraint":[199],"area":[205],"reduced":[207],"9.9%":[209],"average":[211]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}