{"id":"https://openalex.org/W4248079122","doi":"https://doi.org/10.1109/aspdac.2006.1594796","title":"Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor","display_name":"Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4248079122","doi":"https://doi.org/10.1109/aspdac.2006.1594796"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594796","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113332207","display_name":"Duy Thanh Pham","orcid":"https://orcid.org/0009-0006-2040-6579"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Pham","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061074567","display_name":"H.-W. Anderson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H.-W. Anderson","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023826215","display_name":"E. Behnen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Behnen","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053153430","display_name":"M. Bolliger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Bolliger","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012791022","display_name":"S. Gupta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Gupta","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071071746","display_name":"P. Hofstee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Hofstee","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011459610","display_name":"P. Harvey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Harvey","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036355890","display_name":"C. Johns","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Johns","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028227993","display_name":"J. Kahle","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Kahle","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058326808","display_name":"A. Kameyama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150981","display_name":"Toshiba (United States)","ror":"https://ror.org/051vpgk97","country_code":"US","type":"company","lineage":["https://openalex.org/I1292669757","https://openalex.org/I4210150981"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kameyama","raw_affiliation_strings":["Toshiba America Electronic Components, Austin, TX"],"affiliations":[{"raw_affiliation_string":"Toshiba America Electronic Components, Austin, TX","institution_ids":["https://openalex.org/I4210150981"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033148452","display_name":"J. Keaty","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Keaty","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053454387","display_name":"Bourgeois Roselyne Le","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Le","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100383483","display_name":"Sang Lee","orcid":"https://orcid.org/0000-0001-9701-2718"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sang Lee","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101643055","display_name":"Tuyen Van Nguyen","orcid":"https://orcid.org/0000-0003-2984-8219"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tuyen Nguyen","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079477316","display_name":"John Petrovick","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Petrovick","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049753390","display_name":"M. Pham","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mydung Pham","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013475870","display_name":"J. Pille","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Pille","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053508628","display_name":"S. Posluszny","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Posluszny","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029869751","display_name":"M. Riley","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Riley","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027906218","display_name":"Joseph Verock","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Verock","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066026447","display_name":"J. Warnock","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Warnock","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064686155","display_name":"S. Weitzel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Weitzel","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024576038","display_name":"D. Wendel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Wendel","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":23,"corresponding_author_ids":["https://openalex.org/A5113332207"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51724631,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"871","last_page":"878"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6666824221611023},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6137654781341553},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5765135288238525},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5098973512649536},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4828549027442932},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4771520495414734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45354121923446655},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4488527774810791},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4485531747341156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42637526988983154},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42015552520751953},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4137466251850128},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4126179814338684},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.41109657287597656},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2782366871833801},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24956941604614258},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20258718729019165},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14752233028411865},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.113709956407547}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6666824221611023},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6137654781341553},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5765135288238525},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5098973512649536},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4828549027442932},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4771520495414734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45354121923446655},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4488527774810791},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4485531747341156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42637526988983154},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42015552520751953},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4137466251850128},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4126179814338684},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.41109657287597656},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2782366871833801},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24956941604614258},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20258718729019165},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14752233028411865},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.113709956407547},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594796","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W378167524","https://openalex.org/W1540004773","https://openalex.org/W1575732703","https://openalex.org/W2011900848","https://openalex.org/W2058860919","https://openalex.org/W2059836005","https://openalex.org/W2109514628","https://openalex.org/W2115468286","https://openalex.org/W2135742364","https://openalex.org/W2149778532","https://openalex.org/W2152506767","https://openalex.org/W2162058569","https://openalex.org/W2162991651","https://openalex.org/W2163626738","https://openalex.org/W6612878634","https://openalex.org/W6632308595"],"related_works":["https://openalex.org/W2134664711","https://openalex.org/W2009345382","https://openalex.org/W2126983197","https://openalex.org/W2098316714","https://openalex.org/W2151657833","https://openalex.org/W2121364018","https://openalex.org/W4235353373","https://openalex.org/W1502098592","https://openalex.org/W2072910550","https://openalex.org/W1963851171"],"abstract_inverted_index":{"This":[0,39],"paper":[1,40],"reviews":[2],"the":[3,22,28,33,43,46,83,98,106,174],"design":[4,23,47,84,100,113,134],"challenges":[5,30],"that":[6,49,102],"current":[7],"and":[8,17,21,31,121,125,152,166],"future":[9],"processors":[10],"must":[11],"face,":[12],"with":[13,71,87,146],"stringent":[14],"power":[15],"limits":[16],"high":[18,111],"frequency":[19,112],"targets,":[20],"methods":[24],"required":[25],"to":[26,52,105],"overcome":[27],"above":[29],"address":[32],"continuing":[34],"Giga-scale":[35],"system":[36],"integration":[37],"trend.":[38],"then":[41],"describes":[42],"details":[44],"behind":[45],"methodology":[48,67,96],"was":[50],"used":[51],"successfully":[53],"implement":[54],"a":[55,60,110],"first-generation":[56],"CELL":[57,107],"processor":[58],"-":[59],"multi-core":[61],"SoC.":[62],"Key":[63],"features":[64],"of":[65,149],"this":[66],"are":[68],"broad":[69],"optimization":[70],"fast":[72],"rule-based":[73],"analysis":[74],"engines":[75],"using":[76],"macro-level":[77],"abstraction":[78],"for":[79,92],"constraints":[80],"propagation":[81],"up/down":[82],"hierarchy,":[85],"coupled":[86],"accurate":[88],"transistor":[89],"level":[90],"simulation":[91],"detailed":[93],"analysis.":[94],"The":[95,133,157],"fostered":[97],"modular":[99],"concept":[101],"is":[103],"inherent":[104],"architecture,":[108],"enabling":[109],"by":[114],"maximizing":[115],"custom":[116],"circuit":[117],"content":[118],"through":[119,129],"re-use,":[120],"balanced":[122],"power,":[123],"frequency,":[124],"die":[126],"size":[127],"targets":[128],"global":[130],"convergence":[131],"capabilities.":[132],"has":[135,159,170],"roughly":[136],"241":[137],"million":[138],"transistors":[139],"implemented":[140],"in":[141,173],"90":[142],"nm":[143],"SOI":[144],"technology":[145],"8":[147],"levels":[148],"copper":[150],"interconnects":[151],"one":[153],"local":[154],"interconnect":[155],"layer.":[156],"chip":[158],"been":[160,171],"tested":[161],"at":[162,180],"various":[163],"temperatures,":[164],"voltages,":[165],"frequencies.":[167],"Correct":[168],"operation":[169],"observed":[172],"lab":[175],"on":[176],"first":[177],"pass":[178],"silicon":[179],"frequencies":[181],"well":[182],"over":[183],"4GHz.":[184]},"counts_by_year":[],"updated_date":"2026-04-16T15:07:20.185449","created_date":"2025-10-10T00:00:00"}