{"id":"https://openalex.org/W4253563627","doi":"https://doi.org/10.1109/aspdac.2006.1594795","title":"A cycle accurate power estimation tool","display_name":"A cycle accurate power estimation tool","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4253563627","doi":"https://doi.org/10.1109/aspdac.2006.1594795"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594795","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021458726","display_name":"R. Chaudhry","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Chaudhry","raw_affiliation_strings":["STI Design Center, IBM, Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"STI Design Center, IBM, Corporation, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009510280","display_name":"D. Stasiak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Stasiak","raw_affiliation_strings":["STI Design Center, IBM, Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"STI Design Center, IBM, Corporation, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057435008","display_name":"S. Posluszny","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Posluszny","raw_affiliation_strings":["STI Design Center, IBM, Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"STI Design Center, IBM, Corporation, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109574364","display_name":"Sang Dhong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sang Dhong","raw_affiliation_strings":["STI Design Center, IBM, Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"STI Design Center, IBM, Corporation, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021458726"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5138,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65522876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"867","last_page":"870"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6800307035446167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6519521474838257},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.6442134976387024},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5687023997306824},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5547517538070679},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5126566290855408},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4960232675075531},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.44138118624687195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4282170534133911},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41897711157798767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39420849084854126},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36596131324768066},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35519370436668396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29472616314888},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18830472230911255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12125346064567566}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6800307035446167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6519521474838257},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.6442134976387024},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5687023997306824},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5547517538070679},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5126566290855408},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4960232675075531},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.44138118624687195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4282170534133911},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41897711157798767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39420849084854126},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36596131324768066},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35519370436668396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29472616314888},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18830472230911255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12125346064567566},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594795","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2034919323","https://openalex.org/W2135874222","https://openalex.org/W2163881957"],"related_works":["https://openalex.org/W575537888","https://openalex.org/W1979366174","https://openalex.org/W2008937153","https://openalex.org/W2104799165","https://openalex.org/W2161167665","https://openalex.org/W2167069814","https://openalex.org/W4398173527","https://openalex.org/W2475719699","https://openalex.org/W2281725944","https://openalex.org/W2943862111"],"abstract_inverted_index":{"Power":[0,11],"consumption":[1,21],"is":[2],"one":[3],"of":[4,30,57,89],"the":[5,19,28,31,40,55,84,90],"major":[6],"challenges":[7],"in":[8],"VLSI":[9],"Design.":[10],"constrained":[12],"designs":[13],"need":[14],"tools":[15],"to":[16,25,53,76,82],"accurately":[17],"predict":[18],"power":[20,32,46,56,80,85],"and":[22,67,73],"provide":[23],"feedback":[24],"designers":[26],"on":[27],"efficiency":[29],"management":[33],"logic.":[34],"In":[35],"this":[36],"paper":[37],"we":[38],"present":[39],"methodology":[41],"behind":[42],"a":[43,58],"cycle":[44,88],"accurate":[45],"estimation":[47],"tool.":[48],"This":[49],"tool":[50,64],"was":[51],"used":[52],"estimate":[54],"first":[59],"generation":[60],"CELL":[61],"Processor.":[62],"The":[63],"extracts":[65],"switching":[66],"clock":[68],"activity":[69],"from":[70],"RTL":[71],"simulations":[72],"applies":[74],"them":[75],"transistor":[77],"level":[78],"macro":[79],"models":[81],"calculate":[83],"for":[86],"every":[87],"simulation":[91],"trace":[92]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}