{"id":"https://openalex.org/W2014830346","doi":"https://doi.org/10.1109/aspdac.2006.1594781","title":"Microsoft Word - ASP-DAC-2006-ID1185-17-11-2005.doc","display_name":"Microsoft Word - ASP-DAC-2006-ID1185-17-11-2005.doc","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W2014830346","doi":"https://doi.org/10.1109/aspdac.2006.1594781","mag":"2014830346"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594781","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108380377","display_name":"Meng-Chiou Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Chiou Wu","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085565843","display_name":"Wei-Chiu Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chiu Tseng","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015716927","display_name":"Ming-Hsine Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hsine Kuo","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069043209","display_name":"Tsai-Ying Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Ying Lin","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047797225","display_name":"Shr-Cheng Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shr-Cheng Tsai","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08214081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5043","issue":null,"first_page":"783","last_page":"788"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9662206172943115},{"id":"https://openalex.org/keywords/reticle","display_name":"Reticle","score":0.6493074297904968},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5938963294029236},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5680049061775208},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5120702385902405},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5106492638587952},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5064035654067993},{"id":"https://openalex.org/keywords/production","display_name":"Production (economics)","score":0.4843972325325012},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42383480072021484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4048759937286377},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22410884499549866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2031649649143219},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14553609490394592},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14247176051139832},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1364285945892334}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9662206172943115},{"id":"https://openalex.org/C146617872","wikidata":"https://www.wikidata.org/wiki/Q1391868","display_name":"Reticle","level":3,"score":0.6493074297904968},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5938963294029236},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5680049061775208},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5120702385902405},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5106492638587952},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5064035654067993},{"id":"https://openalex.org/C2778348673","wikidata":"https://www.wikidata.org/wiki/Q739302","display_name":"Production (economics)","level":2,"score":0.4843972325325012},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42383480072021484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4048759937286377},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22410884499549866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2031649649143219},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14553609490394592},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14247176051139832},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1364285945892334},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594781","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1562344756","https://openalex.org/W1932085580","https://openalex.org/W1970369321","https://openalex.org/W2102523458","https://openalex.org/W2135816598","https://openalex.org/W2149619485","https://openalex.org/W2151123947","https://openalex.org/W2166087127","https://openalex.org/W2182562934","https://openalex.org/W3009205062","https://openalex.org/W4285719527","https://openalex.org/W6633567722","https://openalex.org/W6686045411"],"related_works":["https://openalex.org/W2167630859","https://openalex.org/W2124495928","https://openalex.org/W2097517502","https://openalex.org/W2129355781","https://openalex.org/W4363620137","https://openalex.org/W2096129555","https://openalex.org/W2161137937","https://openalex.org/W4233404530","https://openalex.org/W2144917103","https://openalex.org/W2138401961"],"abstract_inverted_index":{"Chip":[0],"floorplan":[1,54,66],"in":[2,13],"a":[3,10,23,38,52,64],"reticle":[4,27,45],"for":[5,67],"Multi-Project":[6],"Wafer":[7],"(MPW)":[8],"plays":[9],"key":[11],"role":[12],"deciding":[14],"chip":[15],"fabrication":[16],"cost.":[17],"In":[18],"this":[19],"paper,":[20],"we":[21],"propose":[22],"methodology":[24],"to":[25,31,63],"explore":[26],"flooplan":[28],"design":[29],"space":[30],"minimize":[32],"MPW":[33],"production":[34,59],"cost,":[35],"facilitated":[36],"by":[37],"new":[39],"cost":[40,60],"model":[41],"and":[42,57,69],"an":[43],"efficient":[44],"floorplanning":[46],"method.":[47],"It":[48],"is":[49],"shown":[50],"that":[51],"good":[53],"saves":[55],"47%":[56],"42%":[58],"with":[61],"respect":[62],"poor":[65],"small":[68],"medium":[70],"volume":[71],"production,":[72],"respectively.":[73]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}