{"id":"https://openalex.org/W4236852648","doi":"https://doi.org/10.1109/aspdac.2006.1594778","title":"Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs","display_name":"Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4236852648","doi":"https://doi.org/10.1109/aspdac.2006.1594778"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594778","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080091586","display_name":"Minsik Cho","orcid":"https://orcid.org/0000-0002-9307-8549"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minsik Cho","raw_affiliation_strings":["Department of ECE, University of Texas, Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111924870","display_name":"Hongjoong Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongjoong Shin","raw_affiliation_strings":["Department of ECE, University of Texas, Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.Z. Pan","raw_affiliation_strings":["Department of ECE, University of Texas, Austin, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Texas, Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":null,"first_page":"765","last_page":"770"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9627896547317505},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5937802195549011},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5865369439125061},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4770047962665558},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.44222432374954224},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4289431869983673},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42481276392936707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3246210515499115},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32411569356918335},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24676549434661865},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.23382285237312317},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1586824357509613},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14570647478103638},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14073854684829712}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9627896547317505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5937802195549011},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5865369439125061},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4770047962665558},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.44222432374954224},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4289431869983673},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42481276392936707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3246210515499115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32411569356918335},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24676549434661865},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.23382285237312317},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1586824357509613},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14570647478103638},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14073854684829712},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594778","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1994727380","https://openalex.org/W2109650234","https://openalex.org/W2114772983","https://openalex.org/W2120490366","https://openalex.org/W2121741896","https://openalex.org/W2129722479","https://openalex.org/W2131466585","https://openalex.org/W2144874706","https://openalex.org/W2145750518","https://openalex.org/W2149160469","https://openalex.org/W2152906118","https://openalex.org/W2153997870","https://openalex.org/W2154462472","https://openalex.org/W2172326478","https://openalex.org/W4236477825","https://openalex.org/W4236940316"],"related_works":["https://openalex.org/W2261987718","https://openalex.org/W2124495928","https://openalex.org/W2097517502","https://openalex.org/W2129355781","https://openalex.org/W4363620137","https://openalex.org/W2096129555","https://openalex.org/W2161137937","https://openalex.org/W4233404530","https://openalex.org/W2052733504","https://openalex.org/W2152479836"],"abstract_inverted_index":{"In":[0],"this":[1,89],"paper,":[2],"we":[3,68],"introduce":[4],"a":[5,33,120],"novel":[6],"substrate":[7,57,99,112,149,159],"noise":[8,48,58,100,150,160],"estimation":[9],"technique":[10],"during":[11,65],"early":[12],"floorplanning,":[13],"based":[14,44],"on":[15,45,126],"the":[16,25,40,83,111,134,162],"concept":[17],"of":[18,35,85],"block":[19],"preference":[20],"directed":[21],"graph":[22],"(BPDG)":[23],"and":[24,37,115,157],"classic":[26],"sequence":[27,62],"pair":[28,63],"(SP)":[29],"floorplan":[30],"representation.":[31],"Given":[32],"set":[34],"analog":[36],"digital":[38],"blocks,":[39],"BPDG":[41,74],"is":[42,137],"constructed":[43],"their":[46,52],"inherent":[47],"characteristics":[49],"to":[50,109],"capture":[51],"preferred":[53],"relative":[54],"orders":[55],"for":[56,123],"minimization.":[59],"For":[60],"each":[61],"generated":[64],"floorplanning":[66,114,144],"evaluation,":[67],"can":[69],"measure":[70],"its":[71],"violation":[72],"against":[73],"very":[75,147],"efficiently.":[76],"We":[77,152],"observe":[78],"that":[79,133],"by":[80],"simply":[81],"counting":[82],"number":[84],"violations":[86],"obtained":[87],"in":[88],"manner,":[90],"it":[91],"correlates":[92],"remarkably":[93],"well":[94],"with":[95,145],"accurate":[96],"but":[97],"computation-intensive":[98],"modeling.":[101],"Thus,":[102],"our":[103],"BPDG-based":[104],"model":[105],"has":[106],"high":[107],"fidelity":[108],"guide":[110],"noise-aware":[113],"layout":[116],"optimization,":[117],"which":[118],"become":[119],"growing":[121],"concern":[122],"mixed-signal/RF":[124],"system":[125],"chips":[127],"(SOC).":[128],"Our":[129],"experimental":[130],"results":[131],"show":[132],"proposed":[135],"approach":[136],"over":[138],"60/spl":[139],"times/":[140],"faster":[141],"than":[142,161],"conventional":[143,163],"even":[146],"compact":[148],"models.":[151],"also":[153],"obtain":[154],"less":[155],"area":[156],"total":[158],"approach.":[164]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}