{"id":"https://openalex.org/W3143962119","doi":"https://doi.org/10.1109/aspdac.2006.1594772","title":"A probabilistic analysis of pipelined global interconnect under process variations","display_name":"A probabilistic analysis of pipelined global interconnect under process variations","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3143962119","doi":"https://doi.org/10.1109/aspdac.2006.1594772","mag":"3143962119"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594772","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071690424","display_name":"Navneeth Kankani","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"N. Kankani","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061064231","display_name":"Vineet Agarwal","orcid":"https://orcid.org/0000-0001-6235-5577"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Agarwal","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004547069","display_name":"James Wang","orcid":"https://orcid.org/0000-0002-8497-9943"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Wang","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071690424"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.4082628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"724","last_page":"729"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7574598789215088},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6690489649772644},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6642144918441772},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5952391624450684},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5649574995040894},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5631459355354309},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5348327159881592},{"id":"https://openalex.org/keywords/importance-sampling","display_name":"Importance sampling","score":0.5108692049980164},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46824491024017334},{"id":"https://openalex.org/keywords/probability-density-function","display_name":"Probability density function","score":0.4648095369338989},{"id":"https://openalex.org/keywords/random-variable","display_name":"Random variable","score":0.43018943071365356},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4238690435886383},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4150266647338867},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.41389212012290955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36993974447250366},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3346228003501892},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.26544514298439026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16058507561683655},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14596819877624512}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7574598789215088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6690489649772644},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6642144918441772},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5952391624450684},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5649574995040894},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5631459355354309},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5348327159881592},{"id":"https://openalex.org/C52740198","wikidata":"https://www.wikidata.org/wiki/Q1539564","display_name":"Importance sampling","level":3,"score":0.5108692049980164},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46824491024017334},{"id":"https://openalex.org/C197055811","wikidata":"https://www.wikidata.org/wiki/Q207522","display_name":"Probability density function","level":2,"score":0.4648095369338989},{"id":"https://openalex.org/C122123141","wikidata":"https://www.wikidata.org/wiki/Q176623","display_name":"Random variable","level":2,"score":0.43018943071365356},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4238690435886383},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4150266647338867},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41389212012290955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36993974447250366},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3346228003501892},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.26544514298439026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16058507561683655},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14596819877624512},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594772","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1989353135","https://openalex.org/W2030604232","https://openalex.org/W2138034360","https://openalex.org/W2158812231","https://openalex.org/W2159463639","https://openalex.org/W2171961920","https://openalex.org/W2470115906","https://openalex.org/W4245941001","https://openalex.org/W6680414422"],"related_works":["https://openalex.org/W2355760814","https://openalex.org/W2028225975","https://openalex.org/W2373670823","https://openalex.org/W2391213251","https://openalex.org/W2076078510","https://openalex.org/W2103565019","https://openalex.org/W2365843888","https://openalex.org/W2242259016","https://openalex.org/W2364639542","https://openalex.org/W2363158203"],"abstract_inverted_index":{"The":[0],"main":[1],"thesis":[2],"of":[3,35,60,85],"this":[4],"paper":[5],"is":[6,104,116],"to":[7,90,99,118,125],"perform":[8],"a":[9,15,27,57,66,74],"reliability":[10,84,96],"based":[11],"performance":[12],"analysis":[13],"for":[14,33,70,112],"shared":[16,75],"latch":[17,76],"inserted":[18,77],"global":[19,78,114],"interconnect":[20,36,115],"under":[21],"uncertainty.":[22],"We":[23,63],"first":[24],"put":[25],"forward":[26],"novel":[28],"delay":[29,37],"metric":[30],"named":[31],"DMA":[32,49],"estimation":[34],"probability":[38],"density":[39],"function":[40],"considering":[41],"process":[42],"variations.":[43],"Without":[44],"considerable":[45],"loss":[46],"in":[47,56,94],"accuracy,":[48],"can":[50],"achieve":[51],"high":[52],"computational":[53],"efficiency":[54],"even":[55],"large":[58],"space":[59],"random":[61],"variables.":[62],"then":[64],"propose":[65],"comprehensive":[67],"probabilistic":[68],"methodology":[69],"sampling":[71,101],"transfers,":[72],"on":[73],"interconnect,":[79],"that":[80,107],"highly":[81],"improves":[82],"the":[83,86,95],"interconnect.":[87],"Improvements":[88],"up":[89],"125%":[91],"are":[92],"observed":[93],"when":[97],"compared":[98],"deterministic":[100],"approach.":[102],"It":[103],"also":[105],"shown":[106],"dual":[108],"phase":[109],"clocking":[110],"scheme":[111],"pipelined":[113],"able":[117],"meet":[119],"more":[120],"stringent":[121],"timing":[122],"constraints":[123],"due":[124],"its":[126],"lower":[127],"latency":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}