{"id":"https://openalex.org/W3146096071","doi":"https://doi.org/10.1109/aspdac.2006.1594741","title":"Single-chip multi-processor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise","display_name":"Single-chip multi-processor integrating quadruple 8-way vliw processors with interface timing analysis considering power supply noise","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3146096071","doi":"https://doi.org/10.1109/aspdac.2006.1594741","mag":"3146096071"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594741","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081413351","display_name":"Satoshi Imai","orcid":"https://orcid.org/0000-0003-4737-8695"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Imai","raw_affiliation_strings":["System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008412118","display_name":"A. Inoue","orcid":"https://orcid.org/0009-0008-3612-4490"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Inoue","raw_affiliation_strings":["System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072804809","display_name":"M. Matsumura","orcid":"https://orcid.org/0000-0002-6906-0103"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Matsumura","raw_affiliation_strings":["System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108635531","display_name":"K. Kawasaki","orcid":"https://orcid.org/0009-0001-2108-9812"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kawasaki","raw_affiliation_strings":["System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070465968","display_name":"A. Suga","orcid":null},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Suga","raw_affiliation_strings":["System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"System LSI development laboratories, Fujitsu Laboratories Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5081413351"],"corresponding_institution_ids":["https://openalex.org/I2252096349"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41844786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"55","issue":null,"first_page":"541","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7673583626747131},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7357891798019409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6260261535644531},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6203384399414062},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5740536451339722},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5643608570098877},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5423648357391357},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5177468657493591},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4910898208618164},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4160043001174927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23568806052207947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16700881719589233},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10002407431602478}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7673583626747131},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7357891798019409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6260261535644531},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6203384399414062},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5740536451339722},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5643608570098877},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5423648357391357},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5177468657493591},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4910898208618164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4160043001174927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23568806052207947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16700881719589233},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10002407431602478},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594741","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2023100101","https://openalex.org/W2060231710","https://openalex.org/W2145563695","https://openalex.org/W2936345460"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W4237406352","https://openalex.org/W2000139719","https://openalex.org/W2164795702","https://openalex.org/W1534779213","https://openalex.org/W2171145238","https://openalex.org/W2051693290","https://openalex.org/W2211133912","https://openalex.org/W2132836819","https://openalex.org/W2114699295"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,13,44,55,97],"51.2Gops,":[4],"1.0GB/s-DMA":[5],"single-chip":[6],"multiprocessor":[7,18],"integrating":[8],"quadruple":[9],"cores":[10],"and":[11,78,116],"proposes":[12],"power":[14,59,73],"integrity":[15],"analysis.":[16],"Our":[17],"is":[19,41],"designed":[20],"to":[21],"decode":[22],"MP@HL":[23],"streams":[24],"without":[25],"any":[26],"dedicated":[27],"circuits.":[28],"To":[29],"achieve":[30],"such":[31],"high":[32,48,56],"performance,":[33],"data":[34],"throughput":[35],"as":[36,38,87,89],"well":[37,88],"processing":[39],"capability":[40],"important,":[42],"requiring":[43],"large":[45],"number":[46],"of":[47,58],"speed":[49],"I/Os.":[50],"However,":[51],"this":[52],"makes":[53],"for":[54,91],"level":[57],"supply":[60,74],"noise.":[61],"We":[62],"then":[63],"applied":[64],"an":[65],"interface":[66],"timing":[67],"margin":[68],"analysis":[69],"tool":[70],"that":[71,90],"took":[72],"noise":[75],"into":[76],"account,":[77],"succeeded":[79,100],"in":[80,101],"putting":[81],"reasonable":[82],"restrictions":[83],"on":[84],"LSI":[85],"design,":[86],"the":[92,103,108],"printed":[93],"circuit":[94],"board.":[95],"As":[96],"result,":[98],"we":[99],"operating":[102],"processor":[104],"at":[105,114,120],"533MHz":[106],"with":[107],"2ch":[109],"64bit":[110,117],"main":[111],"memory":[112],"IF":[113],"266MHz":[115],"system":[118],"bus":[119],"178MHz.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}