{"id":"https://openalex.org/W4244371627","doi":"https://doi.org/10.1109/aspdac.2006.1594740","title":"Low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems","display_name":"Low-power design methodology for module-wise dynamic voltage and frequency scaling with dynamic de-skewing systems","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4244371627","doi":"https://doi.org/10.1109/aspdac.2006.1594740"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594740","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114006369","display_name":"T. Kitahara","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Kitahara","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089183491","display_name":"H. Hara","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Hara","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050659466","display_name":"S. Shiraiaki","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Shiraiaki","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016315748","display_name":"Yoshiki Tsukiboshi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Tsukiboshi","raw_affiliation_strings":["TOSHIBA Microelectronics Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Microelectronics Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010252384","display_name":"Takashi Yoda","orcid":"https://orcid.org/0009-0003-5543-982X"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoda","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082015353","display_name":"Takuya Utsumi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Utsumi","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113451551","display_name":"F. Minami","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"F. Minami","raw_affiliation_strings":["TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"TOSHIBA Corporation Semiconductor Company, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5114006369"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.6145,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69875197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":null,"first_page":"533","last_page":"540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7704410552978516},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6774450540542603},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6016415357589722},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5790089964866638},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5247412323951721},{"id":"https://openalex.org/keywords/cpu-core-voltage","display_name":"CPU core voltage","score":0.5244032144546509},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5052064061164856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5051921010017395},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48899543285369873},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.4505052864551544},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44676247239112854},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4440135657787323},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.42748400568962097},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41841375827789307},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4159941077232361},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.392625629901886},{"id":"https://openalex.org/keywords/voltage-optimisation","display_name":"Voltage optimisation","score":0.3649311661720276},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35897916555404663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27168983221054077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2366352379322052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22180289030075073},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14630436897277832},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0851060152053833},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08402851223945618}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7704410552978516},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6774450540542603},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6016415357589722},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5790089964866638},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5247412323951721},{"id":"https://openalex.org/C55038917","wikidata":"https://www.wikidata.org/wiki/Q453979","display_name":"CPU core voltage","level":5,"score":0.5244032144546509},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5052064061164856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5051921010017395},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48899543285369873},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.4505052864551544},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44676247239112854},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4440135657787323},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.42748400568962097},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41841375827789307},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4159941077232361},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.392625629901886},{"id":"https://openalex.org/C46529443","wikidata":"https://www.wikidata.org/wiki/Q7940750","display_name":"Voltage optimisation","level":4,"score":0.3649311661720276},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35897916555404663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27168983221054077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2366352379322052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22180289030075073},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14630436897277832},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0851060152053833},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08402851223945618},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594740","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594740","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1484420910","https://openalex.org/W1572920476","https://openalex.org/W2002377960","https://openalex.org/W2087966440","https://openalex.org/W2110137854","https://openalex.org/W2130968703","https://openalex.org/W2132764897","https://openalex.org/W2156713786","https://openalex.org/W2162211138","https://openalex.org/W2680690687","https://openalex.org/W3148570619","https://openalex.org/W4247881338","https://openalex.org/W6634327625","https://openalex.org/W6650807564","https://openalex.org/W6739909587"],"related_works":["https://openalex.org/W2105524902","https://openalex.org/W4254521933","https://openalex.org/W1976634368","https://openalex.org/W1652198943","https://openalex.org/W2587244181","https://openalex.org/W4252516493","https://openalex.org/W3080187529","https://openalex.org/W2351391311","https://openalex.org/W79358250","https://openalex.org/W2070385207"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"design":[3,54,68],"methodology":[4,55],"for":[5,20,62,86],"a":[6,21,52,77,87,94],"module-wise":[7,72,107],"dynamic":[8,46],"voltage":[9,19,39,84,129],"and":[10,118],"frequency":[11],"scaling":[12],"(DVFS)":[13],"technique":[14],"which":[15],"adjusts":[16],"the":[17,26,37,58,66,71,81,91,106,115,126],"supply":[18,38,83,128],"module":[22],"appropriately":[23],"to":[24,33,56,93],"reduce":[25,110],"power":[27,112],"dissipation.":[28],"A":[29],"circuit":[30],"is":[31,40],"able":[32],"work":[34],"even":[35],"when":[36],"in":[41,70],"transition,":[42],"by":[43,124],"using":[44],"our":[45],"de-skewing":[47],"system":[48],"(DDS).":[49],"We":[50,74,89],"propose":[51],"clock":[53,60],"minimize":[57],"intermodule":[59],"skew":[61],"solving":[63,97],"one":[64],"of":[65,79,96],"major":[67],"issues":[69],"DVFS.":[73],"also":[75],"describe":[76],"method":[78],"determining":[80],"minimum":[82,127],"value":[85],"module.":[88],"lead":[90],"issue":[92],"problem":[95],"simultaneous":[98],"polynomial":[99],"inequalities.":[100],"Our":[101],"experimental":[102],"results":[103],"show":[104],"that":[105],"DVFS":[108],"can":[109],"53%":[111],"compared":[113],"with":[114],"chip-wise":[116],"DVFS,":[117],"17%":[119],"more":[120],"reduction":[121],"was":[122],"achieved":[123],"applying":[125],"proposed.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}