{"id":"https://openalex.org/W3139874452","doi":"https://doi.org/10.1109/aspdac.2006.1594729","title":"A fast logic simulator using a look up table cascade emulator","display_name":"A fast logic simulator using a look up table cascade emulator","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3139874452","doi":"https://doi.org/10.1109/aspdac.2006.1594729","mag":"3139874452"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594729","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070734898","display_name":"Hiroki Nakahara","orcid":"https://orcid.org/0000-0002-5701-7466"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Nakahara","raw_affiliation_strings":["Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005688261","display_name":"T. Sasao","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sasao","raw_affiliation_strings":["Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102024440","display_name":"Masahiro Matsuura","orcid":"https://orcid.org/0000-0002-9556-6087"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Matsuura","raw_affiliation_strings":["Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Depertment of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.3141267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"466","last_page":"472"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8657292127609253},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.8040515184402466},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7678672075271606},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6585689187049866},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.6234675645828247},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5190273523330688},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.49252304434776306},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4600808918476105},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41191989183425903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3969275951385498},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26317107677459717},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15261900424957275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10041362047195435}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8657292127609253},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.8040515184402466},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7678672075271606},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6585689187049866},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.6234675645828247},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5190273523330688},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.49252304434776306},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4600808918476105},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41191989183425903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3969275951385498},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26317107677459717},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15261900424957275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10041362047195435},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594729","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W32718306","https://openalex.org/W1554885925","https://openalex.org/W2080267935","https://openalex.org/W2133491672","https://openalex.org/W2154207336","https://openalex.org/W2161582063","https://openalex.org/W4244230487","https://openalex.org/W4244626531","https://openalex.org/W4250447890","https://openalex.org/W4252457850","https://openalex.org/W4378744510","https://openalex.org/W6601365235","https://openalex.org/W6679879947","https://openalex.org/W6682854392"],"related_works":["https://openalex.org/W3153609139","https://openalex.org/W2077986289","https://openalex.org/W4251160711","https://openalex.org/W4231839681","https://openalex.org/W3139874452","https://openalex.org/W2925003042","https://openalex.org/W2013538287","https://openalex.org/W2963687248","https://openalex.org/W4250022346","https://openalex.org/W2071714494"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"shows":[2],"a":[3,7,13,23,78],"new":[4],"type":[5],"of":[6,42,57],"cycle-based":[8],"logic":[9],"simulation":[10,88],"method":[11,20,74,107],"using":[12],"look-up":[14],"table":[15],"(LUT)":[16],"cascade":[17,45,60],"emulator.":[18,46,61],"The":[19],"first":[21],"transforms":[22],"given":[24],"circuit":[25,56],"into":[26,69],"LUT":[27,37,44,59],"cascades":[28],"through":[29],"BDD":[30],"(binary":[31],"decision":[32],"diagram).":[33],"Then,":[34],"it":[35,48,64],"stores":[36],"data":[38],"to":[39,86,98],"the":[40,50,54,58,66,70,87,100,113],"memory":[41],"an":[43],"Next,":[47],"generates":[49],"C":[51,67],"code":[52,68,81],"representing":[53],"control":[55],"And,":[62],"finally,":[63],"converts":[65],"execution":[71],"code.":[72],"is":[75,108],"compared":[76],"with":[77,84],"levelized":[79],"compiled":[80],"(LCC)":[82],"simulator":[83],"respect":[85],"time":[89],"and":[90],"setup":[91],"time.":[92],"Although":[93],"we":[94],"used":[95],"standard":[96],"PC":[97],"simulate":[99],"circuit,":[101],"experimental":[102],"results":[103],"show":[104],"that":[105],"this":[106],"12-64":[109],"times":[110],"faster":[111],"than":[112],"LCC":[114]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}