{"id":"https://openalex.org/W4231800022","doi":"https://doi.org/10.1109/aspdac.2006.1594713","title":"An automated design flow for 3d microarchitecture evaluation","display_name":"An automated design flow for 3d microarchitecture evaluation","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W4231800022","doi":"https://doi.org/10.1109/aspdac.2006.1594713"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594713","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"J. Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Cong","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038226209","display_name":"Ashok Jagannathan","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Jagannathan","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102025379","display_name":"Yuchun Ma","orcid":"https://orcid.org/0000-0003-3160-6681"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Yuchun Ma","raw_affiliation_strings":["Tsinghua University, Beijing, China","University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083493225","display_name":"Glenn Reinman","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Reinman","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100440058","display_name":"Jie Wei","orcid":"https://orcid.org/0000-0002-2436-3768"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Wei","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100449321","display_name":"Yan Zhang","orcid":"https://orcid.org/0000-0002-6607-0509"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yan Zhang","raw_affiliation_strings":["University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.9473,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.96135681,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"384","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8700952529907227},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.779026985168457},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7041817903518677},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6927948594093323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6663477420806885},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6366046667098999},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5525144934654236},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5420215725898743},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5365267992019653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5160765051841736},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5138283371925354},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4607812464237213},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.45614951848983765},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4345018267631531},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43155214190483093},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2493276298046112},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2274073362350464}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8700952529907227},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.779026985168457},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7041817903518677},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6927948594093323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6663477420806885},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6366046667098999},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5525144934654236},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5420215725898743},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5365267992019653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5160765051841736},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5138283371925354},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4607812464237213},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.45614951848983765},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4345018267631531},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43155214190483093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2493276298046112},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2274073362350464},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594713","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1666750238","https://openalex.org/W2027807023","https://openalex.org/W2032094184","https://openalex.org/W2106149819","https://openalex.org/W2114542420","https://openalex.org/W2129760904","https://openalex.org/W2138329321","https://openalex.org/W2144149750","https://openalex.org/W2150073849","https://openalex.org/W2151734895","https://openalex.org/W2153770483","https://openalex.org/W2167848093","https://openalex.org/W2174898847","https://openalex.org/W2536066754","https://openalex.org/W2900331443","https://openalex.org/W3140903683","https://openalex.org/W4231612516","https://openalex.org/W4234722261","https://openalex.org/W4245549415","https://openalex.org/W4246870635","https://openalex.org/W4253421865","https://openalex.org/W6728469656","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W1521960115","https://openalex.org/W2151851440","https://openalex.org/W2230270457","https://openalex.org/W613182605","https://openalex.org/W2544364117","https://openalex.org/W3010631755","https://openalex.org/W2145523143","https://openalex.org/W2781601456","https://openalex.org/W2078100540","https://openalex.org/W3148881121"],"abstract_inverted_index":{"Although":[0],"the":[1,31,49,99,111],"emerging":[2],"3D":[3,40,63,68,107,122,154],"integration":[4],"technology":[5],"can":[6],"significantly":[7],"reduce":[8],"interconnect":[9,71],"delay,":[10],"chip":[11],"area,":[12],"and":[13,35,57,73,78,83,101,106,109,143,147],"power":[14],"dissipation":[15],"in":[16,104,115,153],"nanometer":[17],"technologies,":[18],"its":[19],"impact":[20],"on":[21],"overall":[22],"system":[23,150],"performance":[24,59,100,151],"is":[25,48,131],"still":[26],"poorly":[27],"understood":[28],"due":[29],"to":[30,38,91,97,120,133],"lack":[32],"of":[33,45,51,113,140],"tools":[34],"systematic":[36],"flows":[37],"evaluate":[39,98],"microarchitectural":[41],"designs.":[42,124],"The":[43],"contribution":[44],"this":[46,89],"paper":[47],"development":[50],"MEVA-3D,":[52],"an":[53],"automated":[54,74],"physical":[55],"design":[56],"architecture":[58,123],"estimation":[60],"flow":[61,90],"for":[62,156],"architectural":[64],"evaluation":[65,118],"which":[66],"includes":[67],"floorplanning,":[69],"routing,":[70],"pipelining":[72],"thermal":[75,84,102,135,141],"via":[76],"insertion,":[77],"associated":[79],"die":[80],"size,":[81],"performance,":[82],"modeling":[85],"capabilities.":[86],"We":[87],"apply":[88],"a":[92,138],"simple,":[93],"out-of-order":[94],"superscalar":[95],"microprocessor":[96],"behavior":[103],"2D":[105],"designs,":[108],"demonstrate":[110],"value":[112],"MEVA-3D":[114],"providing":[116],"quantitative":[117],"results":[119],"guide":[121],"In":[125],"particular,":[126],"we":[127],"show":[128],"that":[129],"it":[130],"feasible":[132],"manage":[134],"challenges":[136],"with":[137],"combination":[139],"vias":[142],"double-sided":[144],"heat":[145],"sinks,":[146],"report":[148],"modest":[149],"gains":[152],"designs":[155],"these":[157],"simple":[158],"test":[159],"examples.":[160]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}