{"id":"https://openalex.org/W3148922227","doi":"https://doi.org/10.1109/aspdac.2006.1594669","title":"Design and implementation of transducer for ARM-TMS communication","display_name":"Design and implementation of transducer for ARM-TMS communication","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3148922227","doi":"https://doi.org/10.1109/aspdac.2006.1594669","mag":"3148922227"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594669","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045631860","display_name":"Hansu Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hansu Cho","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109639699","display_name":"S. Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Abdi","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Gajski","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.592,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67948718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9488000273704529,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9488000273704529,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9470000267028809,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14163","display_name":"Astronomical Observations and Instrumentation","score":0.9099000096321106,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transducer","display_name":"Transducer","score":0.8407909274101257},{"id":"https://openalex.org/keywords/smart-transducer","display_name":"Smart transducer","score":0.8117269277572632},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6906424164772034},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6506651639938354},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6475859880447388},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6387025713920593},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6043631434440613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5546610355377197},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45538854598999023},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.4206937253475189},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41818472743034363},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23728051781654358},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15556803345680237},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08922725915908813}],"concepts":[{"id":"https://openalex.org/C56318395","wikidata":"https://www.wikidata.org/wiki/Q215928","display_name":"Transducer","level":2,"score":0.8407909274101257},{"id":"https://openalex.org/C135984084","wikidata":"https://www.wikidata.org/wiki/Q7544087","display_name":"Smart transducer","level":3,"score":0.8117269277572632},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6906424164772034},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6506651639938354},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6475859880447388},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6387025713920593},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6043631434440613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5546610355377197},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45538854598999023},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.4206937253475189},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41818472743034363},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23728051781654358},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15556803345680237},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08922725915908813},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594669","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2350888815","https://openalex.org/W4206782192","https://openalex.org/W1964331107","https://openalex.org/W4233253194","https://openalex.org/W2164675997","https://openalex.org/W268256","https://openalex.org/W2386769919","https://openalex.org/W2116381965","https://openalex.org/W2003995732","https://openalex.org/W2054612865"],"abstract_inverted_index":{"Communication":[0],"between":[1,38],"components,":[2],"with":[3],"different":[4],"interface":[5],"protocols,":[6],"requires":[7],"an":[8],"extra":[9],"component":[10,19],"that":[11],"must":[12],"translate":[13],"one":[14],"protocol":[15],"to":[16,22,50,57],"another.":[17],"This":[18],"is":[20],"referred":[21],"as":[23],"a":[24,36],"transducer.":[25],"In":[26],"this":[27],"paper":[28],"we":[29],"describe":[30],"the":[31],"design":[32],"and":[33,41,61,70],"implementation":[34],"of":[35],"transducer":[37,46,65],"AMBA":[39,54],"bus":[40],"TMS":[42,58],"DSP":[43],"bus.":[44],"The":[45,64],"allows":[47],"system":[48],"designers":[49],"send":[51],"data":[52],"from":[53],"compliant":[55,59],"components":[56],"ones,":[60],"vice":[62],"versa.":[63],"was":[66],"modeled":[67],"in":[68],"Verilog":[69],"implemented":[71],"on":[72],"Xilinx":[73],"VirtexII":[74],"FPGA":[75],"board":[76]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}