{"id":"https://openalex.org/W3149146244","doi":"https://doi.org/10.1109/aspdac.2006.1594668","title":"Configurable multi-processor architecture and its processor element design","display_name":"Configurable multi-processor architecture and its processor element design","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3149146244","doi":"https://doi.org/10.1109/aspdac.2006.1594668","mag":"3149146244"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594668","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090681617","display_name":"Takuya Nishimura","orcid":"https://orcid.org/0000-0002-2469-8146"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Nishimura","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011412701","display_name":"Takuji Miki","orcid":"https://orcid.org/0000-0002-0168-3304"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Miki","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101578375","display_name":"Hiroaki Sugiura","orcid":"https://orcid.org/0000-0002-8495-1617"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Sugiura","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083105922","display_name":"Yuki Matsumoto","orcid":"https://orcid.org/0000-0002-2911-308X"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Matsumoto","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110915249","display_name":"M. Kobayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kobayashi","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040326818","display_name":"Toshiyuki Kato","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kato","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036673377","display_name":"Tsutomu Eda","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Eda","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043110110","display_name":"H. Yamauchi","orcid":"https://orcid.org/0000-0003-4033-8893"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yamauchi","raw_affiliation_strings":["VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Center, Ritsumeikan University, Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44505495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"124","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7997381687164307},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.694489061832428},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5661834478378296},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5505927205085754},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5365771055221558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5270158052444458},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4286811053752899},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29104483127593994}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7997381687164307},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.694489061832428},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5661834478378296},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5505927205085754},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5365771055221558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5270158052444458},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4286811053752899},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29104483127593994},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594668","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1534741631","https://openalex.org/W2128286183"],"related_works":["https://openalex.org/W122453572","https://openalex.org/W2038503502","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W1757458251","https://openalex.org/W2084925448","https://openalex.org/W1980898636","https://openalex.org/W2141090099","https://openalex.org/W2045325972"],"abstract_inverted_index":{"We":[0,40],"developed":[1,43],"an":[2],"application":[3],"specific":[4],"multi-processor":[5,21,46],"generation":[6],"system":[7],"intended":[8],"for":[9],"realtime":[10],"applications.":[11],"In":[12],"this":[13],"system,":[14],"we":[15],"adopted":[16],"a":[17,28,44],"distributed":[18],"memory":[19],"type":[20],"architecture":[22],"with":[23,51],"hierarchical":[24],"tree":[25],"network":[26],"as":[27,48],"configurable":[29,45],"multiprocessor":[30],"which":[31],"can":[32],"be":[33],"adapted":[34],"to":[35],"various":[36],"scale":[37],"systems":[38],"flexibly.":[39],"have":[41],"also":[42],"prototype":[47],"LSI":[49],"chips":[50],"the":[52],"0.18":[53],"/spl":[54],"mu/m":[55],"CMOS":[56],"standard":[57],"cell":[58],"technology.":[59]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}