{"id":"https://openalex.org/W3142211975","doi":"https://doi.org/10.1109/aspdac.2006.1594644","title":"Co-synthesis of a configurable soc platform based on a network on chip architecture","display_name":"Co-synthesis of a configurable soc platform based on a network on chip architecture","publication_year":2006,"publication_date":"2006-03-22","ids":{"openalex":"https://openalex.org/W3142211975","doi":"https://doi.org/10.1109/aspdac.2006.1594644","mag":"3142211975"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2006.1594644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594644","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003178960","display_name":"M\u00e1rio V\u00e9stias","orcid":"https://orcid.org/0000-0001-8556-4507"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"M.P. Vestias","raw_affiliation_strings":["INESC-ID, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"H.C. Neto","raw_affiliation_strings":["INESC-ID, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.31123099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7543039321899414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7498124241828918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7269546389579773},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7124056816101074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6960934996604919},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6487991213798523},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6358588337898254},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5513541102409363},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.511765718460083},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45214658975601196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12343120574951172}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7543039321899414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7498124241828918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7269546389579773},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7124056816101074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6960934996604919},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6487991213798523},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6358588337898254},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5513541102409363},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.511765718460083},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45214658975601196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12343120574951172},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2006.1594644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2006.1594644","pdf_url":null,"source":{"id":"https://openalex.org/S4363608292","display_name":"Asia and South Pacific Conference on Design Automation, 2006.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia and South Pacific Conference on Design Automation, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W28098811","https://openalex.org/W1561157983","https://openalex.org/W2024060531","https://openalex.org/W2070563545","https://openalex.org/W2072358147","https://openalex.org/W2084825390","https://openalex.org/W2123184444","https://openalex.org/W2152099665","https://openalex.org/W2160642395","https://openalex.org/W2171215895","https://openalex.org/W4247934393","https://openalex.org/W6633748229","https://openalex.org/W6684991526"],"related_works":["https://openalex.org/W2999668243","https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W2890557332","https://openalex.org/W3048824278","https://openalex.org/W3022644913","https://openalex.org/W2077629192","https://openalex.org/W2704801810","https://openalex.org/W1969623596"],"abstract_inverted_index":{"The":[0,63],"constant":[1],"increase":[2],"of":[3,8,25,41,58,71],"gate":[4],"capacity":[5],"and":[6],"performance":[7],"configurable":[9,43],"hardware":[10],"chips":[11],"made":[12],"it":[13],"possible":[14],"to":[15,20,36],"implement":[16],"systems-on-chip":[17],"(SoC)":[18],"able":[19],"tackle":[21],"the":[22,37,56,69],"demanding":[23],"requirements":[24],"many":[26],"embedded":[27,61],"systems.":[28,62],"In":[29],"this":[30],"paper,":[31],"we":[32],"propose":[33],"an":[34,78],"approach":[35,64],"design":[38,70],"space":[39],"exploration":[40],"a":[42,49,72],"SoC":[44],"(CSoC)":[45],"platform":[46],"based":[47],"on":[48,51],"network":[50],"chip":[52],"(NoC)":[53],"architecture":[54],"for":[55],"execution":[57],"dataflow":[59],"dominated":[60],"has":[65],"been":[66],"validated":[67],"with":[68],"color":[73],"image":[74],"compression":[75],"algorithm":[76],"in":[77],"FPGA":[79]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}