{"id":"https://openalex.org/W7134954651","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420619","title":"iPCL: Pre-training for Chip Layout (Invited Paper)","display_name":"iPCL: Pre-training for Chip Layout (Invited Paper)","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7134954651","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420619"},"language":null,"primary_location":{"id":"doi:10.1109/asp-dac66049.2026.11420619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012196564","display_name":"Xingquan Li","orcid":"https://orcid.org/0000-0002-7145-9391"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingquan Li","raw_affiliation_strings":["Pengcheng Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pengcheng Laboratory","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128713393","display_name":"Weiguo Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiguo Li","raw_affiliation_strings":["Pengcheng Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pengcheng Laboratory","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001412760","display_name":"Xinhua Lai","orcid":"https://orcid.org/0009-0005-6514-2151"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinhua Lai","raw_affiliation_strings":["University of Chinese Academy of Sciences"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033252786","display_name":"Junfeng Liu","orcid":"https://orcid.org/0009-0006-8205-4564"},"institutions":[{"id":"https://openalex.org/I4210136793","display_name":"Peng Cheng Laboratory","ror":"https://ror.org/03qdqbt06","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210136793"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junfeng Liu","raw_affiliation_strings":["Pengcheng Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pengcheng Laboratory","institution_ids":["https://openalex.org/I4210136793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100649565","display_name":"Rui Wang","orcid":"https://orcid.org/0000-0002-1677-1892"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["Shenzhen University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen University","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1103","last_page":"1109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.09070000052452087,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.09070000052452087,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.06719999760389328,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13436","display_name":"Space Technology and Applications","score":0.04859999939799309,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6380000114440918},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6169000267982483},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6017000079154968},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5583999752998352},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5228000283241272},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5216000080108643},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43630000948905945},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.40149998664855957},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.3822999894618988}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6380000114440918},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6169000267982483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6062999963760376},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6017000079154968},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5583999752998352},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5228000283241272},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5216000080108643},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44769999384880066},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43630000948905945},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.40149998664855957},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3822999894618988},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3741999864578247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34279999136924744},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.32359999418258667},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.29589998722076416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2915000021457672},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.28529998660087585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2806999981403351},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.26759999990463257},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.26739999651908875},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.2667999863624573},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.263700008392334},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac66049.2026.11420619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420619","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2124750239","https://openalex.org/W2133208845","https://openalex.org/W4252769808","https://openalex.org/W4385245566","https://openalex.org/W4387502444","https://openalex.org/W4392173842","https://openalex.org/W4393168982","https://openalex.org/W4393305455","https://openalex.org/W4399120268","https://openalex.org/W4402940010","https://openalex.org/W4406354663","https://openalex.org/W4410321359","https://openalex.org/W4411119699","https://openalex.org/W4412035818","https://openalex.org/W4414198106","https://openalex.org/W4414199086","https://openalex.org/W4414513768","https://openalex.org/W4416429492","https://openalex.org/W7105027163"],"related_works":[],"abstract_inverted_index":{"As":[0],"chip":[1,30,49],"complexity":[2],"continues":[3],"to":[4,32,114],"grow,":[5],"traditional":[6],"rule-based":[7],"EDA":[8],"tools":[9,116],"face":[10],"increasing":[11],"challenges":[12],"in":[13,29],"optimizing":[14],"power,":[15],"performance,":[16],"and":[17,40,57,62,73,75,81,93,123,130],"area":[18],"(PPA).":[19],"There":[20],"is":[21],"a":[22,26,51,79],"pressing":[23],"need":[24],"for":[25,38,48],"foundation":[27],"model":[28],"layout":[31,67],"leverage":[33],"large-scale":[34],"historical":[35],"design":[36,83,87,119],"data":[37],"unified":[39],"intelligent":[41],"physical":[42],"design.":[43],"We":[44],"propose":[45],"iPCL":[46,64,85],"(pre-training":[47],"layout),":[50],"comprehensive":[52],"framework":[53],"that":[54],"integrates":[55],"placement":[56],"routing":[58,109],"generation,":[59,92],"metric":[60,133],"evaluation":[61,134],"optimization.":[63],"consists":[65],"of":[66],"symbolization,":[68],"multimodal":[69],"pre-training,":[70],"solution":[71],"generation":[72],"selection,":[74],"post-processing":[76],"stages,":[77],"forming":[78],"scalable":[80],"automated":[82],"pipeline.":[84],"reduces":[86],"iteration":[88],"time,":[89],"supports":[90],"multi-layout":[91],"automatically":[94],"selects":[95],"optimal":[96],"solutions":[97],"through":[98],"lightweight":[99],"ECO":[100],"refinement.":[101],"Two":[102],"versions":[103],"are":[104],"developed:":[105],"iPCL-R,":[106],"which":[107,125],"generates":[108],"layouts":[110],"with":[111],"performance":[112],"comparable":[113],"commercial":[115,145],"while":[117],"reducing":[118],"time":[120],"by":[121],"55.7%;":[122],"iPCL-M,":[124],"delivers":[126],"$336":[127],"\\times$":[128],"faster":[129],"more":[131],"accurate":[132],"than":[135,144],"open-source":[136],"EDA,":[137],"achieving":[138],"about":[139],"5%":[140],"better":[141],"optimization":[142],"results":[143],"tools.":[146]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-03-12T00:00:00"}