{"id":"https://openalex.org/W7134900609","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420469","title":"CombRewriter: Enabling Combinational Logic Simplification in MLIR-Based Hardware Compiler","display_name":"CombRewriter: Enabling Combinational Logic Simplification in MLIR-Based Hardware Compiler","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7134900609","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420469"},"language":null,"primary_location":{"id":"doi:10.1109/asp-dac66049.2026.11420469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014042630","display_name":"Haisheng Zheng","orcid":"https://orcid.org/0000-0001-8555-4544"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haisheng Zheng","raw_affiliation_strings":["HKUST (GZ)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HKUST (GZ)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039671544","display_name":"Zhuolun He","orcid":"https://orcid.org/0009-0009-4909-6588"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zhuolun He","raw_affiliation_strings":["CUHK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CUHK","institution_ids":["https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100838912","display_name":"Shuo Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Shuo Yin","raw_affiliation_strings":["CUHK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CUHK","institution_ids":["https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071995111","display_name":"Yuzhe Ma","orcid":"https://orcid.org/0000-0002-3612-4182"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuzhe Ma","raw_affiliation_strings":["HKUST (GZ)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"HKUST (GZ)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5128738653","display_name":"Bei Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["CUHK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CUHK","institution_ids":["https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15846501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"822","last_page":"828"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.13369999825954437,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.13369999825954437,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.06459999829530716,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.058400001376867294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.483599990606308},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.33649998903274536},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.3260999917984009},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3239000141620636},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.25380000472068787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7433000206947327},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.483599990606308},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3939000070095062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3799999952316284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37610000371932983},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.33649998903274536},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.3260999917984009},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3239000141620636},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3230000138282776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29820001125335693},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.27880001068115234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26510000228881836},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25380000472068787},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2533999979496002}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac66049.2026.11420469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1983394510","https://openalex.org/W2079751107","https://openalex.org/W2111379929","https://openalex.org/W2143331230","https://openalex.org/W2168113051","https://openalex.org/W2346205343","https://openalex.org/W2761973445","https://openalex.org/W2798482398","https://openalex.org/W2909040172","https://openalex.org/W2979322703","https://openalex.org/W3026765731","https://openalex.org/W3033074846","https://openalex.org/W3092027164","https://openalex.org/W3122286897","https://openalex.org/W3155384757","https://openalex.org/W3213528054","https://openalex.org/W4240172596","https://openalex.org/W4242312330","https://openalex.org/W4246166885","https://openalex.org/W4252737723","https://openalex.org/W4389491979","https://openalex.org/W4391623924","https://openalex.org/W4393145457","https://openalex.org/W4410552945","https://openalex.org/W4414197367"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"Hardware":[1],"Description":[2],"Languages":[3],"(HDLs)":[4],"play":[5],"a":[6,24,71],"pivotal":[7],"role":[8],"in":[9],"enabling":[10],"swift":[11],"and":[12,56],"adaptable":[13],"hardware":[14,17,26,39],"development.":[15],"A":[16],"compiler":[18],"translates":[19],"high-level":[20],"designer":[21],"intents":[22],"into":[23,79],"concrete":[25],"implementation,":[27],"the":[28,58,64,87],"quality":[29],"of":[30,60,63],"which":[31],"directly":[32],"determines":[33],"ultimate":[34],"circuit":[35],"performance.":[36],"However,":[37],"current":[38],"compilers":[40],"may":[41],"overlook":[42],"opportunities":[43],"for":[44],"combinational":[45,80],"logic":[46,55,81],"simplification,":[47],"leading":[48],"to":[49],"RTL":[50],"code":[51],"that":[52,74,86],"contains":[53],"redundant":[54],"degrades":[57],"Quality":[59],"Results":[61],"(QoR)":[62],"synthesized":[65],"netlist.":[66],"This":[67],"paper":[68],"presents":[69],"CombRewriter,":[70],"novel":[72],"approach":[73],"incorporates":[75],"compilation-level":[76],"optimization":[77],"techniques":[78],"simplification.":[82],"Experimental":[83],"results":[84],"demonstrate":[85],"proposed":[88],"method":[89],"effectively":[90],"reduces":[91],"netlist":[92],"area.":[93]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-03-12T00:00:00"}