{"id":"https://openalex.org/W7134964261","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420300","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","display_name":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7134964261","doi":"https://doi.org/10.1109/asp-dac66049.2026.11420300"},"language":null,"primary_location":{"id":"doi:10.1109/asp-dac66049.2026.11420300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5128745881","display_name":"Yan Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Yan Tan","raw_affiliation_strings":["The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou"],"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108421079","display_name":"Xiangchen Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Xiangchen Meng","raw_affiliation_strings":["The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou"],"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113333690","display_name":"Zijun Jiang","orcid":"https://orcid.org/0009-0000-8832-9035"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Zijun Jiang","raw_affiliation_strings":["The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou"],"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014819244","display_name":"Yangdi Lyu","orcid":"https://orcid.org/0000-0001-8322-156X"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yangdi Lyu","raw_affiliation_strings":["The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou"],"affiliations":[{"raw_affiliation_string":"The Hong Kong University of Science and Technology,Microelectronics Thrust,Guangzhou","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5128745881"],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91829823,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"526","last_page":"532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10181","display_name":"Natural Language Processing Techniques","score":0.17669999599456787,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10181","display_name":"Natural Language Processing Techniques","score":0.17669999599456787,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.09049999713897705,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.09030000120401382,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7132999897003174},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5311999917030334},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.35260000824928284},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.34689998626708984},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.3107999861240387}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7870000004768372},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7132999897003174},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5311999917030334},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5182999968528748},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45089998841285706},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.35260000824928284},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.34689998626708984},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.3107999861240387},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3028999865055084},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28929999470710754},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.25600001215934753},{"id":"https://openalex.org/C47434764","wikidata":"https://www.wikidata.org/wiki/Q1770035","display_name":"Dead code","level":5,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac66049.2026.11420300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac66049.2026.11420300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W3092315650","https://openalex.org/W4379115941","https://openalex.org/W4384345639","https://openalex.org/W4389166737","https://openalex.org/W4391681217","https://openalex.org/W4393145520","https://openalex.org/W4403023622","https://openalex.org/W4403024093","https://openalex.org/W4409285469","https://openalex.org/W4409369309","https://openalex.org/W4416343148"],"related_works":[],"abstract_inverted_index":{"Large":[0],"language":[1],"models":[2,94,107],"(LLMs)":[3],"have":[4],"demonstrated":[5],"impressive":[6],"capabilities":[7],"in":[8,55,163],"generating":[9],"software":[10],"code":[11,45,56,131],"for":[12],"high-level":[13,91],"programming":[14],"languages":[15],"such":[16,28],"as":[17,29],"Python":[18,92,106],"and":[19,128,137,145],"C++.":[20],"However,":[21],"their":[22],"application":[23],"to":[24,34,43,73,89,135],"hardware":[25],"description":[26],"languages,":[27],"Verilog,":[30],"is":[31],"challenging":[32],"due":[33],"the":[35,75,83,97,102,109,116,125,129,142,148,165],"scarcity":[36],"of":[37,78,111,118,147,168],"high-quality":[38],"training":[39],"data.":[40],"Current":[41],"approaches":[42],"Verilog":[44,80,119,130,150,170],"generation":[46,117],"using":[47],"LLMs":[48,86],"often":[49],"focus":[50],"on":[51],"syntactic":[52],"correctness,":[53],"resulting":[54],"with":[57],"functional":[58,76,143,166],"errors.":[59],"To":[60],"address":[61],"these":[62,105],"challenges,":[63],"we":[64],"present":[65],"AutoVeriFix,":[66],"a":[67],"novel":[68],"Python-assisted":[69],"two-stage":[70],"framework":[71],"designed":[72],"enhance":[74],"correctness":[77,167],"LLM-generated":[79,149],"code.":[81,151,171],"In":[82,101],"first":[84],"stage,":[85,104],"are":[87,132],"employed":[88],"generate":[90],"reference":[93,126],"that":[95,114,155],"define":[96],"intended":[98],"circuit":[99],"behavior.":[100],"second":[103],"facilitate":[108],"creation":[110],"automated":[112],"tests":[113],"guide":[115],"RTL":[120],"implementations.":[121],"Simulation":[122],"discrepancies":[123],"between":[124],"model":[127],"iteratively":[133],"used":[134],"identify":[136],"correct":[138],"errors,":[139],"thereby":[140],"improving":[141,164],"accuracy":[144],"reliability":[146],"Experimental":[152],"results":[153],"demonstrate":[154],"our":[156],"approach":[157],"significantly":[158],"outperforms":[159],"existing":[160],"state-of-the-art":[161],"methods":[162],"generated":[169]},"counts_by_year":[],"updated_date":"2026-03-13T14:20:09.374765","created_date":"2026-03-12T00:00:00"}