{"id":"https://openalex.org/W4212918377","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712562","title":"DREAMPlaceFPGA: An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit","display_name":"DREAMPlaceFPGA: An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit","publication_year":2022,"publication_date":"2022-01-17","ids":{"openalex":"https://openalex.org/W4212918377","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712562"},"language":"en","primary_location":{"id":"doi:10.1109/asp-dac52403.2022.9712562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712562","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052240267","display_name":"Rachel Selina Rajarathnam","orcid":"https://orcid.org/0000-0001-6383-9709"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rachel Selina Rajarathnam","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038501242","display_name":"Mohamed Baker Alawieh","orcid":"https://orcid.org/0000-0002-3546-0336"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed Baker Alawieh","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064149958","display_name":"Zixuan Jiang","orcid":"https://orcid.org/0000-0001-6180-6487"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zixuan Jiang","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh Iyer","raw_affiliation_strings":["Intel Corporation,San Jose,CA,USA","Intel Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,San Jose,CA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical & Computer Engineering,TX,USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.6979,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.98348187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"300","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8896576166152954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.817874550819397},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5683112144470215},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5303899645805359},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4484829008579254},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40231621265411377},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.365811288356781}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8896576166152954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.817874550819397},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5683112144470215},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5303899645805359},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4484829008579254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40231621265411377},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.365811288356781},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac52403.2022.9712562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712562","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1984142551","https://openalex.org/W1985292881","https://openalex.org/W2117278010","https://openalex.org/W2328615082","https://openalex.org/W2402380660","https://openalex.org/W2738078952","https://openalex.org/W2766697190","https://openalex.org/W2897282114","https://openalex.org/W2897505503","https://openalex.org/W2901994323","https://openalex.org/W2988212920","https://openalex.org/W2989034947","https://openalex.org/W2990768660","https://openalex.org/W2997871849","https://openalex.org/W3033033241","https://openalex.org/W3036696276","https://openalex.org/W3117967161","https://openalex.org/W3125127664","https://openalex.org/W3161923038","https://openalex.org/W4295312788","https://openalex.org/W6766978945","https://openalex.org/W6779530380","https://openalex.org/W6789446972"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2742986847","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2509294597"],"abstract_inverted_index":{"Modern":[0],"Field":[1],"Programmable":[2],"Gate":[3],"Arrays":[4],"(FPGAs)":[5],"are":[6],"large-scale":[7,99],"heterogeneous":[8,38,100,112],"programmable":[9],"devices":[10],"that":[11,31],"enable":[12],"high":[13],"performance":[14],"and":[15,22,48,54,72,77,114,126],"energy":[16],"efficiency.":[17],"Placement":[18],"is":[19,65],"a":[20,66],"crucial":[21],"computationally":[23],"intensive":[24],"step":[25],"in":[26,40,107],"the":[27,33,41,81,140],"FPGA":[28,52,78,115],"design":[29],"flow":[30],"determines":[32],"physical":[34],"locations":[35],"of":[36],"various":[37],"instances":[39],"design.":[42],"Several":[43],"works":[44],"have":[45,55],"employed":[46],"GPUs":[47],"FPGAs":[49],"to":[50,69,79,110,131,148],"accelerate":[51],"placement":[53,96,134],"obtained":[56],"significant":[57],"runtime":[58],"improvement.":[59],"However,":[60],"with":[61],"these":[62],"approaches,":[63],"it":[64],"non-trivial":[67],"effort":[68],"develop":[70,104],"optimized":[71],"algorithmic-specific":[73],"kernels":[74],"for":[75,98],"GPU":[76],"realize":[80],"best":[82],"acceleration":[83],"performance.":[84],"In":[85],"this":[86],"work,":[87],"we":[88,103],"present":[89],"DREAMPlaceFPGA,":[90],"an":[91,128],"open-source":[92],"deep-learning":[93],"toolkit-based":[94],"accelerated":[95],"framework":[97,109,121,130],"FPGAs.":[101],"Notably,":[102],"new":[105],"operators":[106],"our":[108],"handle":[111],"resources":[113],"architecture-specific":[116],"legality":[117],"constraints.":[118],"The":[119],"proposed":[120],"requires":[122],"low":[123],"development":[124],"cost":[125],"provides":[127],"extensible":[129],"employ":[132],"different":[133],"optimizations.":[135],"Our":[136],"experimental":[137],"results":[138,146],"on":[139],"ISPD'2016":[141],"benchmarks":[142],"show":[143],"very":[144],"promising":[145],"compared":[147],"prior":[149],"approaches.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}