{"id":"https://openalex.org/W4212851422","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712532","title":"Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding","display_name":"Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding","publication_year":2022,"publication_date":"2022-01-17","ids":{"openalex":"https://openalex.org/W4212851422","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712532"},"language":"en","primary_location":{"id":"doi:10.1109/asp-dac52403.2022.9712532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712532","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101426309","display_name":"Rui Xu","orcid":"https://orcid.org/0000-0001-6891-8027"},"institutions":[{"id":"https://openalex.org/I4210143496","display_name":"Shanghai Harbour Engineering Design & Research Institute","ror":"https://ror.org/055qdna38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210143496"]},{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Xu","raw_affiliation_strings":["Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","School of Computer Science and Technology, East China Normal University, Shanghai, China","Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","institution_ids":["https://openalex.org/I4210143496"]},{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]},{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104030288","display_name":"Edwin Hsing.-Mean Sha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143496","display_name":"Shanghai Harbour Engineering Design & Research Institute","ror":"https://ror.org/055qdna38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210143496"]},{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Edwin Hsing.-Mean Sha","raw_affiliation_strings":["Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","School of Computer Science and Technology, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","institution_ids":["https://openalex.org/I4210143496"]},{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005358696","display_name":"Qingfeng Zhuge","orcid":"https://orcid.org/0000-0002-1107-3470"},"institutions":[{"id":"https://openalex.org/I4210143496","display_name":"Shanghai Harbour Engineering Design & Research Institute","ror":"https://ror.org/055qdna38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210143496"]},{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingfeng Zhuge","raw_affiliation_strings":["Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","School of Computer Science and Technology, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","institution_ids":["https://openalex.org/I4210143496"]},{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041623482","display_name":"Yuhong Song","orcid":"https://orcid.org/0000-0002-4310-2766"},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhong Song","raw_affiliation_strings":["School of Computer Science and Technology, East China Normal University,Shanghai,China","School of Computer Science and Technology, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University,Shanghai,China","institution_ids":["https://openalex.org/I66867065"]},{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027034694","display_name":"Jingzhi Lin","orcid":"https://orcid.org/0009-0007-0628-236X"},"institutions":[{"id":"https://openalex.org/I4210143496","display_name":"Shanghai Harbour Engineering Design & Research Institute","ror":"https://ror.org/055qdna38","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210143496"]},{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingzhi Lin","raw_affiliation_strings":["Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","School of Computer Science and Technology, East China Normal University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ministry of Education,Software/Hardware Co-design Engineering Research Center,Shanghai,China","institution_ids":["https://openalex.org/I4210143496"]},{"raw_affiliation_string":"Software/Hardware Co-design Engineering Research Center, Ministry of Education, Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"School of Computer Science and Technology, East China Normal University, Shanghai, China","institution_ids":["https://openalex.org/I66867065"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8404823541641235},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6272254586219788},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5871332883834839},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5778011083602905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5749828815460205},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.5424734354019165},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5012714862823486},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4854338765144348},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.47538554668426514},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.47067388892173767},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.46390101313591003},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.40852975845336914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34297996759414673},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3423070013523102},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.320740282535553},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.30544722080230713},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29230642318725586},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21326741576194763},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.20156478881835938}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8404823541641235},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6272254586219788},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5871332883834839},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5778011083602905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5749828815460205},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.5424734354019165},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5012714862823486},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4854338765144348},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.47538554668426514},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.47067388892173767},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46390101313591003},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40852975845336914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34297996759414673},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3423070013523102},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.320740282535553},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.30544722080230713},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29230642318725586},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21326741576194763},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.20156478881835938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac52403.2022.9712532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712532","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4671199647","display_name":null,"funder_award_id":"61972154","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1935056755","https://openalex.org/W1983826793","https://openalex.org/W2063656563","https://openalex.org/W2110602891","https://openalex.org/W2111435398","https://openalex.org/W2119609467","https://openalex.org/W2148322274","https://openalex.org/W2152506070","https://openalex.org/W2227449090","https://openalex.org/W2612145524","https://openalex.org/W2804488201","https://openalex.org/W3091791413","https://openalex.org/W3105209461","https://openalex.org/W3110371609","https://openalex.org/W3117832053","https://openalex.org/W3126646724","https://openalex.org/W3172873298","https://openalex.org/W6646350786","https://openalex.org/W6682079001","https://openalex.org/W6689068105"],"related_works":["https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W3048967625","https://openalex.org/W2354036839","https://openalex.org/W2753615087","https://openalex.org/W4242495027","https://openalex.org/W1554378476","https://openalex.org/W2612506697","https://openalex.org/W2126827366","https://openalex.org/W2564569739"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1,10,16,44,63,90,115,174,188],"(NVM)":[2],"is":[3,30,47,56,71,100,166],"expected":[4],"to":[5,32,59,79,109,150,169,183],"be":[6,211],"the":[7,19,24,34,61,72,80,87,101,111,131,139,186,194],"second":[8],"level":[9,89],"(named":[11,91],"remote":[12,62,114,187],"memory)":[13,93],"in":[14,18,42,75,117],"two-level":[15,43],"hierarchy":[17],"future.":[20],"However,":[21],"NVM":[22,84,140,208],"has":[23],"limited":[25],"write":[26,37,81,132,199],"endurance,":[27],"thus":[28],"it":[29,55],"vital":[31],"reduce":[33,110,198],"number":[35],"of":[36,148],"operations":[38,82,133,200],"on":[39,83,134,201,205],"NVM.":[40],"Meanwhile,":[41],"hierarchy,":[45],"prefetch":[46],"widely":[48],"used":[49,116],"for":[50,104,129],"fetching":[51],"certain":[52],"data":[53,96,170],"before":[54],"actually":[57],"required,":[58],"hide":[60,185],"access":[64,141],"latency.":[65,142,189],"In":[66,119],"general,":[67],"large-scale":[68],"nested":[69],"loop":[70,126,152],"performance":[73],"bottleneck":[74],"one":[76],"program":[77],"due":[78],"caused":[85],"by":[86,203],"first":[88],"local":[92,173],"miss":[94],"and":[95,136,159,172,207],"reuse.":[97],"Loop":[98],"tiling":[99,127],"key":[102],"technique":[103],"grouping":[105],"iterations":[106],"so":[107],"as":[108],"communication":[112],"with":[113],"compiler.":[118],"this":[120],"paper,":[121],"we":[122,144,177],"propose":[123,178],"a":[124,146,155,179],"new":[125],"approach":[128],"minimizing":[130],"NVMs":[135,202],"completely":[137,184,212],"hiding":[138],"Specifically,":[143],"introduce":[145],"series":[147],"theorems":[149],"help":[151],"tiling.":[153],"Then,":[154],"legal":[156],"tile":[157,162],"shape":[158],"an":[160],"optimal":[161],"size":[163],"selection":[164],"strategy":[165],"proposed":[167,195],"according":[168],"dependency":[171],"capacity.":[175],"Furthermore,":[176],"pipeline":[180],"scheduling":[181],"policy":[182],"Extensive":[190],"experiments":[191],"show":[192],"that":[193],"techniques":[196],"can":[197,210],"95.1%":[204],"average,":[206],"latency":[209],"hidden.":[213]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}