{"id":"https://openalex.org/W4212996836","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712493","title":"Design Close to the Edge for Advanced Technology using Machine Learning and Brain-Inspired Algorithms","display_name":"Design Close to the Edge for Advanced Technology using Machine Learning and Brain-Inspired Algorithms","publication_year":2022,"publication_date":"2022-01-17","ids":{"openalex":"https://openalex.org/W4212996836","doi":"https://doi.org/10.1109/asp-dac52403.2022.9712493"},"language":"en","primary_location":{"id":"doi:10.1109/asp-dac52403.2022.9712493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712493","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Hussam Amrouch","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083905801","display_name":"Florian Klemme","orcid":"https://orcid.org/0000-0002-0148-0523"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Klemme","raw_affiliation_strings":["University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064095385","display_name":"Paul R. Gen\u00dfler","orcid":"https://orcid.org/0000-0002-7175-7284"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Paul R. Genssler","raw_affiliation_strings":["University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Department of Computer Science,Stuttgart,Germany","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Department of Computer Science, Chair of Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":0.826,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60674419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"493","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7647042870521545},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7615464329719543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7141727209091187},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5284765958786011},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.48506203293800354},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48108431696891785},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45660144090652466},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.43882113695144653},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4222352206707001},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4210856258869171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4183701276779175},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35000425577163696},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30411070585250854},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21021714806556702},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20823082327842712},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17627590894699097},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08357700705528259}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7647042870521545},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7615464329719543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7141727209091187},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5284765958786011},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.48506203293800354},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48108431696891785},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45660144090652466},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.43882113695144653},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4222352206707001},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4210856258869171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4183701276779175},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35000425577163696},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30411070585250854},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21021714806556702},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20823082327842712},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17627590894699097},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08357700705528259},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac52403.2022.9712493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac52403.2022.9712493","pdf_url":null,"source":{"id":"https://openalex.org/S4363608500","display_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320325850","display_name":"Universit\u00e4t Stuttgart","ror":"https://ror.org/04vnq7t77"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2070862086","https://openalex.org/W2233304223","https://openalex.org/W2396345169","https://openalex.org/W2554538030","https://openalex.org/W2791952321","https://openalex.org/W2963363970","https://openalex.org/W3024722044","https://openalex.org/W3038803137","https://openalex.org/W3094380585","https://openalex.org/W3113296849","https://openalex.org/W3142835241","https://openalex.org/W3216271746","https://openalex.org/W3216440684"],"related_works":["https://openalex.org/W2797744477","https://openalex.org/W2018560541","https://openalex.org/W4234364140","https://openalex.org/W2118902095","https://openalex.org/W1972185800","https://openalex.org/W1968332896","https://openalex.org/W2228479887","https://openalex.org/W3023960978","https://openalex.org/W1670079182","https://openalex.org/W2160289113"],"abstract_inverted_index":{"In":[0,125],"advanced":[1],"technology":[2],"nodes,":[3],"transistor":[4,36,70,112,137],"performance":[5,71],"is":[6,19,26,59],"increasingly":[7],"impacted":[8],"by":[9],"different":[10],"types":[11],"of":[12,54,90],"design-time":[13],"and":[14,25,41,147,154],"run-time":[15],"degradation.":[16],"First,":[17],"variation":[18],"inherent":[20],"to":[21,80,105,118,138,140,150,163],"the":[22,29,35,50,56,60,65,69,87,99,109,123,158,164],"manufacturing":[23],"process":[24],"constant":[27],"over":[28,37],"lifetime.":[30],"Second,":[31],"aging":[32],"effects":[33,48],"degrade":[34],"its":[38],"whole":[39,74],"life":[40],"can":[42,93],"cause":[43],"failures":[44],"later":[45],"on.":[46],"Both":[47],"impact":[49],"underlying":[51,111],"electrical":[52],"properties":[53],"which":[55],"threshold":[57],"voltage":[58],"most":[61],"important.":[62],"To":[63],"estimate":[64],"degradation-induced":[66],"changes":[67],"in":[68],"for":[72,84,122],"a":[73],"circuit,":[75],"extensive":[76],"SPICE":[77,100],"simulations":[78,92,101],"have":[79],"be":[81,103,115],"performed.":[82],"However,":[83],"large":[85],"circuits,":[86],"computational":[88,152],"effort":[89],"such":[91],"become":[94],"infeasible":[95],"very":[96],"quickly.":[97],"Furthermore,":[98],"cannot":[102,114],"delegated":[104],"circuit":[106,141],"designers,":[107],"since":[108],"required":[110],"models":[113],"shared":[116],"due":[117],"their":[119],"high":[120],"confidentiality":[121,155],"foundry.":[124],"this":[126],"paper,":[127],"we":[128],"tackle":[129],"these":[130],"challenges":[131],"at":[132],"multiple":[133],"levels,":[134],"ranging":[135],"from":[136],"memory":[139],"level.":[142],"We":[143],"employ":[144],"machine":[145],"learning":[146],"brain-inspired":[148],"algorithms":[149],"overcome":[151],"infeasibility":[153],"problems,":[156],"paving":[157],"way":[159],"towards":[160],"design":[161],"close":[162],"edge.":[165]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}