{"id":"https://openalex.org/W3013744920","doi":"https://doi.org/10.1109/asp-dac47756.2020.9045546","title":"Small-Area and Low-Power FPGA-Based Multipliers using Approximate Elementary Modules","display_name":"Small-Area and Low-Power FPGA-Based Multipliers using Approximate Elementary Modules","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3013744920","doi":"https://doi.org/10.1109/asp-dac47756.2020.9045546","mag":"3013744920"},"language":"en","primary_location":{"id":"doi:10.1109/asp-dac47756.2020.9045546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac47756.2020.9045546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100681268","display_name":"Yi Guo","orcid":"https://orcid.org/0000-0002-8050-5388"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yi Guo","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089205282","display_name":"Heming Sun","orcid":"https://orcid.org/0000-0001-5583-4895"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Heming Sun","raw_affiliation_strings":["Waseda Research Institute for Science and Engineering, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Waseda Research Institute for Science and Engineering, Tokyo, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103496033","display_name":"Shinji Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Kimura","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100681268"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":1.2338,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.78925644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"599","last_page":"604"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8051941394805908},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7361924648284912},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.6907365322113037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6082548499107361},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5856534242630005},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5489974617958069},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5023143291473389},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4506242573261261},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4253266453742981},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3846256732940674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26419538259506226},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07850766181945801},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07381808757781982}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8051941394805908},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7361924648284912},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.6907365322113037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6082548499107361},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5856534242630005},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5489974617958069},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5023143291473389},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4506242573261261},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4253266453742981},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3846256732940674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26419538259506226},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07850766181945801},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07381808757781982},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac47756.2020.9045546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac47756.2020.9045546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1988918651","https://openalex.org/W2020217519","https://openalex.org/W2106484393","https://openalex.org/W2124651102","https://openalex.org/W2497368240","https://openalex.org/W2535375934","https://openalex.org/W2560114385","https://openalex.org/W2578985517","https://openalex.org/W2808908725","https://openalex.org/W2808980609","https://openalex.org/W4238685532","https://openalex.org/W6729300439"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W1972844830","https://openalex.org/W3092334294","https://openalex.org/W3005710104","https://openalex.org/W2019978053","https://openalex.org/W1902058693"],"abstract_inverted_index":{"Approximate":[0],"multiplier":[1,111,131,164],"design":[2,143,165],"is":[3,132,158],"an":[4,36],"effective":[5],"technique":[6],"to":[7,160],"improve":[8],"hardware":[9],"performance":[10],"at":[11],"the":[12,63,75,80,122,126,138],"cost":[13],"of":[14,43,116,125],"accuracy":[15,102,123],"loss.":[16],"The":[17,66,153,162],"current":[18],"approximate":[19,59,95,107],"multipliers":[20,60,86,96],"are":[21,25,70,112],"mostly":[22],"ASIC-based":[23],"and":[24,48,68,149],"dedicated":[26],"for":[27,39,57,106],"one":[28],"particular":[29],"application.":[30],"In":[31,114],"contrast,":[32],"FPGA":[33],"has":[34,166],"been":[35],"attractive":[37],"choice":[38],"many":[40],"applications,":[41],"because":[42],"its":[44],"high":[45],"performance,":[46],"reconfigurability,":[47],"fast":[49],"development.":[50],"This":[51],"paper":[52],"presents":[53],"a":[54,167],"novel":[55],"methodology":[56],"designing":[58],"by":[61,73,90,147,151],"employing":[62],"FPGA-based":[64],"fabrics.":[65],"area":[67,146],"latency":[69,156],"significantly":[71],"reduced":[72],"cutting":[74],"carry":[76],"propagation":[77],"path":[78,155],"in":[79],"multiplier.":[81],"Moreover,":[82],"we":[83],"explore":[84],"higher-order":[85],"on":[87],"architectural":[88],"space":[89],"using":[91],"our":[92,141],"proposed":[93,127,142,163],"small-size":[94],"as":[97,134],"elementary":[98],"modules.":[99],"For":[100],"different":[101],"requirements,":[103],"eight":[104],"configurations":[105],"8":[108,110,128,130],"\u00d7":[109,129],"discussed.":[113],"terms":[115],"mean":[117],"relative":[118],"error":[119],"distance":[120],"(MRED),":[121],"loss":[124],"low":[133],"0.17%.":[135],"Compared":[136],"with":[137,174],"exact":[139],"multiplier,":[140],"can":[144],"reduce":[145],"43.66%":[148],"power":[150],"20.36%.":[152],"critical":[154],"reduction":[157],"up":[159],"27.66%.":[161],"better":[168],"accuracy-hardware":[169],"tradeoff":[170],"than":[171],"other":[172],"designs":[173],"com-parable":[175],"accuracy.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-02-27T06:17:20.405678","created_date":"2025-10-10T00:00:00"}