{"id":"https://openalex.org/W3013389427","doi":"https://doi.org/10.1109/asp-dac47756.2020.9045171","title":"LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy","display_name":"LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3013389427","doi":"https://doi.org/10.1109/asp-dac47756.2020.9045171","mag":"3013389427"},"language":"en","primary_location":{"id":"doi:10.1109/asp-dac47756.2020.9045171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac47756.2020.9045171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027790439","display_name":"Zahra Ebrahimi","orcid":"https://orcid.org/0000-0002-0727-3584"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zahra Ebrahimi","raw_affiliation_strings":["Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028792027","display_name":"Salim Ullah","orcid":"https://orcid.org/0000-0002-9774-9522"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Salim Ullah","raw_affiliation_strings":["Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair For Processor Design, Center for Advancing Electronics Dresden (CfAED), Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027790439"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":1.5541,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.82752606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"605","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8225564956665039},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8166465759277344},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7699187397956848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7484196424484253},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5433869957923889},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.47310400009155273},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4604305624961853},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4561734199523926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4008854031562805},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39514079689979553},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37553203105926514},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3716636598110199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33913689851760864},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21756115555763245},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1830959916114807}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8225564956665039},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8166465759277344},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7699187397956848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7484196424484253},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5433869957923889},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.47310400009155273},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4604305624961853},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4561734199523926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4008854031562805},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39514079689979553},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37553203105926514},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3716636598110199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33913689851760864},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21756115555763245},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1830959916114807},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asp-dac47756.2020.9045171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asp-dac47756.2020.9045171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1937403678","https://openalex.org/W1971679152","https://openalex.org/W1977850862","https://openalex.org/W1999890536","https://openalex.org/W2007339694","https://openalex.org/W2034349555","https://openalex.org/W2051831389","https://openalex.org/W2065359960","https://openalex.org/W2106484393","https://openalex.org/W2111013824","https://openalex.org/W2114837206","https://openalex.org/W2150100620","https://openalex.org/W2161395307","https://openalex.org/W2165037082","https://openalex.org/W2246760854","https://openalex.org/W2399535694","https://openalex.org/W2535375934","https://openalex.org/W2543262588","https://openalex.org/W2612139336","https://openalex.org/W2750384547","https://openalex.org/W2760220936","https://openalex.org/W2788163751","https://openalex.org/W2799036754","https://openalex.org/W2808908725","https://openalex.org/W2808980609","https://openalex.org/W2809371234","https://openalex.org/W2897107698","https://openalex.org/W4246795461","https://openalex.org/W4249697915","https://openalex.org/W4255177036","https://openalex.org/W6640405886","https://openalex.org/W6650357951","https://openalex.org/W6682286684","https://openalex.org/W6691194387","https://openalex.org/W6737163302","https://openalex.org/W6743688258","https://openalex.org/W6750575099","https://openalex.org/W6752737636"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1993041309","https://openalex.org/W4312888585","https://openalex.org/W2171373222"],"abstract_inverted_index":{"Approximate":[0],"multipliers":[1],"are":[2],"ubiquitously":[3],"used":[4],"in":[5,61,128],"diverse":[6],"applications":[7,100],"by":[8,120],"exploiting":[9],"circuit":[10],"simplification,":[11],"mainly":[12],"specialized":[13],"for":[14,48],"Application-Specific":[15],"Integrated":[16],"Circuit":[17],"(ASIC)":[18],"platforms.":[19],"However,":[20],"the":[21,116],"intrinsic":[22],"architectural":[23],"specifications":[24],"of":[25,103,137],"Field-Programmable":[26],"Gate":[27],"Arrays":[28],"(FPGAs)":[29],"prohibited":[30],"comparable":[31],"resource":[32],"gains":[33],"when":[34],"directly":[35],"applying":[36],"these":[37],"techniques.":[38],"LeAp":[39,114],"is":[40],"an":[41],"area-,":[42],"throughput-,":[43],"and":[44,57,80,97,108,125,132,139],"energy-efficient":[45],"approximate":[46,64,110],"multiplier":[47,105,119],"FPGAs":[49],"which":[50],"efficiently":[51],"utilizes":[52],"6-input":[53],"Look-up":[54],"Tables":[55],"(6-LUTs)":[56],"fast":[58],"carry":[59],"chains":[60],"its":[62],"novel":[63,73],"log":[65],"calculator":[66],"to":[67],"implement":[68],"Mitchell's":[69],"algorithm.":[70],"Moreover,":[71],"three":[72],"error-refinement":[74],"schemes":[75],"with":[76],"negligible":[77],"area":[78],"overhead":[79],"independent":[81],"from":[82,91],"multiplier-size,":[83],"have":[84],"boosted":[85],"accuracy":[86],"to>99%.":[87],"Experimental":[88],"results":[89],"obtained":[90],"Vivado,":[92],"Artificial":[93],"Neural":[94],"Network":[95],"(ANN)":[96],"image":[98],"processing":[99],"indicate":[101],"superiority":[102],"proposed":[104],"over":[106],"accurate":[107,118],"state-of-the-art":[109],"counterparts.":[111],"In":[112],"particular,":[113],"outperforms":[115],"32x32":[117],"achieving":[121],"69.7%,":[122],"14.7%,":[123],"42.1%,":[124],"37.1%":[126],"improvement":[127],"area,":[129],"throughput,":[130],"power,":[131],"energy,":[133],"respectively.":[134],"The":[135],"library":[136],"RTL":[138],"behavioral":[140],"implementations":[141],"will":[142],"be":[143],"open-sourced":[144],"at":[145],"https://cfaed.tu-dresden.de/pd-downloads.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-08T08:50:53.379069","created_date":"2025-10-10T00:00:00"}