{"id":"https://openalex.org/W4391183593","doi":"https://doi.org/10.1109/asicon58565.2023.10396653","title":"A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOS","display_name":"A Multi-channel 12-bits 100MS/s SAR ADC in 65nm CMOS","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183593","doi":"https://doi.org/10.1109/asicon58565.2023.10396653"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396653","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111117787","display_name":"Yigang Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yigang Wei","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001335523","display_name":"Tianxiang Wu","orcid":"https://orcid.org/0000-0003-4920-9932"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxiang Wu","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063433812","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-2737-9845"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111117787"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.3375,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55281555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.835006594657898},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7452289462089539},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6334771513938904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6172465682029724},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5591654777526855},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5407685041427612},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.49817323684692383},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.48250246047973633},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.47995737195014954},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.47342899441719055},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.418000727891922},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36664578318595886},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3211757242679596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24736106395721436},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10582464933395386}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.835006594657898},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7452289462089539},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6334771513938904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6172465682029724},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5591654777526855},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5407685041427612},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.49817323684692383},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.48250246047973633},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.47995737195014954},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.47342899441719055},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.418000727891922},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36664578318595886},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3211757242679596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24736106395721436},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10582464933395386}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396653","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W1978004638","https://openalex.org/W2053451635","https://openalex.org/W2103474482","https://openalex.org/W2592680288","https://openalex.org/W2743796603"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W1977749038","https://openalex.org/W2082979872","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4312326809","https://openalex.org/W2039630794","https://openalex.org/W2368405386"],"abstract_inverted_index":{"A":[0,50],"design":[1],"of":[2],"4-channel":[3],"12-bit":[4],"Successive":[5],"Approximation":[6],"Register":[7],"analog":[8,54],"to":[9,53],"digital":[10,52],"converter":[11,55],"(SAR":[12],"ADC)":[13],"is":[14,22],"presented":[15],"by":[16,24],"this":[17,48,78],"paper.":[18],"The":[19],"whole":[20],"chip":[21,70],"composed":[23],"four":[25],"sub-ADC":[26],"cores":[27],"for":[28,44,57,77],"baseband":[29],"application.":[30],"Each":[31],"individual":[32],"core":[33],"contains":[34],"clock":[35],"buffer,":[36],"reference":[37],"buffer":[38],"and":[39],"a":[40],"programmable":[41],"gain":[42],"amplifier":[43],"input":[45,63],"signals.":[46],"In":[47],"work,":[49],"split-capacitor":[51],"(CDAC)":[56],"reducing":[58],"the":[59,68],"common":[60],"mode":[61],"voltage":[62],"swing":[64],"in":[65],"comparator.":[66],"Considering":[67],"limited":[69],"layout":[71],"area,":[72],"bridge":[73],"structure":[74],"was":[75],"chosen":[76],"design.":[79]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}