{"id":"https://openalex.org/W4391183637","doi":"https://doi.org/10.1109/asicon58565.2023.10396639","title":"An Accurate Area Model for FPGA Circuits at Advanced Technologies","display_name":"An Accurate Area Model for FPGA Circuits at Advanced Technologies","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183637","doi":"https://doi.org/10.1109/asicon58565.2023.10396639"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396639","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102014345","display_name":"Yanze Li","orcid":"https://orcid.org/0000-0002-9946-2349"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanze Li","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China,200433"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101296219","display_name":"Zeyu Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153230","display_name":"Shanghai Academy of Spaceflight Technology","ror":"https://ror.org/050qhwt21","country_code":"CN","type":"government","lineage":["https://openalex.org/I2802615301","https://openalex.org/I4210153230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zeyu Sun","raw_affiliation_strings":["Shanghai Academy of Spaceflight Technology,Shanghai,China,201109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Academy of Spaceflight Technology,Shanghai,China,201109","institution_ids":["https://openalex.org/I4210153230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062451291","display_name":"J. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfan Zhang","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China,200433"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101935854","display_name":"Zhichao Wei","orcid":"https://orcid.org/0000-0002-4796-9690"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhichao Wei","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China,200433"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100370463","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0002-5421-5678"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China,200433"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China,200433"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China,200433","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31029925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7903016805648804},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7077176570892334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6823258996009827},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5995272397994995},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5794554948806763},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5151168704032898},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5121147632598877},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4767756760120392},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.4753192067146301},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.45783403515815735},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44270968437194824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44237440824508667},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.42674288153648376},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41995155811309814},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41346997022628784},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.37251168489456177},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36161285638809204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2788735628128052},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27712133526802063},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2501167058944702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1742916703224182},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12197986245155334},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12013202905654907},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11752155423164368}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7903016805648804},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7077176570892334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6823258996009827},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5995272397994995},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5794554948806763},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5151168704032898},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5121147632598877},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4767756760120392},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.4753192067146301},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.45783403515815735},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44270968437194824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44237440824508667},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.42674288153648376},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41995155811309814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41346997022628784},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.37251168489456177},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36161285638809204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2788735628128052},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27712133526802063},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2501167058944702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1742916703224182},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12197986245155334},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12013202905654907},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11752155423164368},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396639","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1590281904","https://openalex.org/W2095258817","https://openalex.org/W2114418221","https://openalex.org/W2524902150","https://openalex.org/W2584364807","https://openalex.org/W2946744049","https://openalex.org/W2988212920","https://openalex.org/W3129912126","https://openalex.org/W3166559827","https://openalex.org/W4286508867"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2376726667","https://openalex.org/W2357425846","https://openalex.org/W2152918839","https://openalex.org/W162881505","https://openalex.org/W1965232212","https://openalex.org/W2547075873","https://openalex.org/W1605542055"],"abstract_inverted_index":{"As":[0],"the":[1,7,50,68,80,85,104,125,135,141,147,152,163,170,183,186,191,206],"process":[2],"technology":[3],"is":[4,41,115,194,202],"constantly":[5],"evolving,":[6],"pitch":[8],"definitions":[9],"and":[10,30,64,92,107,122,155,190,197,213],"design":[11,28,40,52,63,109],"rules":[12,29],"of":[13,38,45,74,79,87,128,138,151,172],"advanced":[14,105],"technologies":[15,106],"are":[16,58,99],"more":[17,203],"aligned":[18],"with":[19,169],"standard":[20,129],"cell":[21],"library":[22],"development.":[23],"To":[24],"adapt":[25],"to":[26,120],"complex":[27],"receive":[31],"better":[32],"variability":[33],"control,":[34],"a":[35,42],"definite":[36],"trend":[37],"circuit":[39,62,90,176],"greater":[43],"proliferation":[44],"cell-based":[46,51,108,130,174],"design.":[47],"Based":[48,133],"on":[49,134,199],"method,":[53],"FPGA":[54,61,75,131,139,175],"transistor-level":[55],"sizing":[56],"tools":[57],"used":[59,208],"for":[60,89],"architecture":[65,93],"exploration,":[66],"where":[67],"area":[69,72,81,97,113,143,158,164,188,211],"model":[70,82,114,144,165,189,212],"provides":[71,156],"estimates":[73],"circuitry.":[76],"The":[77,178],"accuracy":[78],"strongly":[83],"impacts":[84],"quality":[86],"results":[88,180],"optimization":[91],"exploration.":[94],"However,":[95],"current":[96],"models":[98],"not":[100],"accurate":[101,157,204],"enough":[102],"under":[103],"method.":[110],"A":[111],"new":[112],"proposed":[116,142,187],"in":[117],"this":[118],"paper":[119],"quickly":[121],"accurately":[123],"estimate":[124],"layout":[126,153],"areas":[127,171],"circuits.":[132],"spice":[136],"netlists":[137],"circuits,":[140],"fully":[145],"considers":[146],"source-drain":[148],"sharing":[149],"characteristics":[150],"implementation":[154],"evaluation":[159],"results.":[160],"We":[161],"validate":[162],"by":[166],"comparing":[167],"it":[168],"actual":[173,192],"layouts.":[177],"experimental":[179],"show":[181],"that":[182],"deviation":[184],"between":[185],"layouts":[193],"within":[195],"4.44%,":[196],"0.18%":[198],"average.":[200],"It":[201],"than":[205],"widely":[207],"minimum-width":[209],"transistor":[210],"its":[214],"variant.":[215]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}