{"id":"https://openalex.org/W4391183578","doi":"https://doi.org/10.1109/asicon58565.2023.10396575","title":"A 77.8dB-SNDR 25MHz-BW 2<sup>nd</sup>-order NS Pipelined SAR ADC with 4<sup>th</sup>-order Gain-Error-Shaping","display_name":"A 77.8dB-SNDR 25MHz-BW 2<sup>nd</sup>-order NS Pipelined SAR ADC with 4<sup>th</sup>-order Gain-Error-Shaping","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183578","doi":"https://doi.org/10.1109/asicon58565.2023.10396575"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396575","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104233797","display_name":"Guolong Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Guolong Fu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100345589","display_name":"Tian Li","orcid":"https://orcid.org/0000-0003-2993-0386"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Tian","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100732248","display_name":"Yanbo Zhang","orcid":"https://orcid.org/0000-0002-7627-488X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x2019;an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5104233797"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.2063,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49441928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.7631605267524719},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.7142828702926636},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7120945453643799},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7007697820663452},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6654893159866333},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6138855218887329},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5865448117256165},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5224841237068176},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5138909816741943},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4674806296825409},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4477441906929016},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4466450810432434},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4310155510902405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4129887819290161},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4104973375797272},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3732123374938965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30584490299224854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22608372569084167},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18907693028450012},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17552068829536438},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12733742594718933},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10699054598808289}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.7631605267524719},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.7142828702926636},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7120945453643799},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7007697820663452},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6654893159866333},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6138855218887329},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5865448117256165},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5224841237068176},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5138909816741943},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4674806296825409},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4477441906929016},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4466450810432434},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4310155510902405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4129887819290161},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4104973375797272},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3732123374938965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30584490299224854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22608372569084167},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18907693028450012},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17552068829536438},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12733742594718933},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10699054598808289}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396575","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2981058578","https://openalex.org/W2998932491","https://openalex.org/W3111990642","https://openalex.org/W3112354932","https://openalex.org/W3203832942","https://openalex.org/W4206832222"],"related_works":["https://openalex.org/W1517311599","https://openalex.org/W2421111280","https://openalex.org/W2601368767","https://openalex.org/W2170102475","https://openalex.org/W2108164987","https://openalex.org/W2154694501","https://openalex.org/W2129293548","https://openalex.org/W2102815341","https://openalex.org/W2128664218","https://openalex.org/W2087919622"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,42,80,98,117,129],"4<sup":[4],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>-order":[6],"interstage":[7],"gain":[8,34,68,99],"error":[9,30,62,100],"shaping":[10],"(GES)":[11],"technique":[12],"in":[13,48,53,73],"pipeline":[14],"successive":[15],"approximation":[16],"register":[17],"(SAR)":[18],"analog-to-digital":[19],"converters":[20],"(ADCs),":[21],"which":[22],"can":[23],"substantially":[24],"suppress":[25],"the":[26,33,49,54,57,67,77,106,109,122],"in-band":[27],"quantization":[28,61],"leakage":[29],"induced":[31],"by":[32,39,71],"error.":[35,69],"It":[36],"is":[37],"realized":[38],"only":[40],"arranging":[41],"low-order":[43],"cascaded-integrator":[44],"feed-forward":[45],"(CIFF)":[46],"structure":[47],"first":[50],"stage.":[51],"Besides,":[52],"proposed":[55],"architecture,":[56],"comparator":[58],"noise":[59],"and":[60,127],"are":[63],"shaped":[64],"together":[65],"with":[66,91],"Verified":[70],"simulation":[72],"28-nm":[74],"CMOS":[75],"process,":[76],"prototype":[78],"achieves":[79],"signal-to-noise-and-distortion":[81],"ratio":[82,93],"(SNDR)":[83],"of":[84,95,102,108,132,135],"77.8":[85],"dB":[86],"over":[87],"25-MHz":[88],"bandwidth":[89],"(BW)":[90],"oversampling":[92],"(OSR)":[94],"8.":[96],"Within":[97],"range":[101],"\u221233%":[103],"to":[104],"+33%,":[105],"SNDR":[107],"ADC":[110,123],"deviates":[111],"less":[112],"than":[113],"3":[114],"dB.":[115,137],"Under":[116],"1":[118],"V":[119],"supply":[120],"voltage,":[121],"consumes":[124],"3.75":[125],"mW":[126],"exhibits":[128],"Scherier":[130],"figure":[131],"merit":[133],"(FoMs)":[134],"176":[136]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-02T06:17:35.589633","created_date":"2025-10-10T00:00:00"}