{"id":"https://openalex.org/W4391183528","doi":"https://doi.org/10.1109/asicon58565.2023.10396562","title":"An Improved Delay Cell with Low Power Consumption and Strong Driving Capability","display_name":"An Improved Delay Cell with Low Power Consumption and Strong Driving Capability","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183528","doi":"https://doi.org/10.1109/asicon58565.2023.10396562"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396562","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100362239","display_name":"Tian Cai","orcid":"https://orcid.org/0000-0002-9668-6750"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Cai Tian","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001335523","display_name":"Tianxiang Wu","orcid":"https://orcid.org/0000-0003-4920-9932"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianxiang Wu","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103105584","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-4095-5296"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084509449","display_name":"Wenzhong Bao","orcid":"https://orcid.org/0000-0002-3871-467X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenzhong Bao","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chips and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100362239"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18362749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6743450164794922},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6482652425765991},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.589836597442627},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5737327337265015},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5268753170967102},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.505526065826416},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4996144771575928},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4957793653011322},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47370097041130066},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.47086086869239807},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46014225482940674},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.43416067957878113},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42973947525024414},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.34582898020744324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3368212580680847},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26556694507598877},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22208744287490845},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21044030785560608},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1985766887664795},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.16991639137268066},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12945476174354553},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12265941500663757}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6743450164794922},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6482652425765991},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.589836597442627},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5737327337265015},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5268753170967102},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.505526065826416},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4996144771575928},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4957793653011322},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47370097041130066},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.47086086869239807},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46014225482940674},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.43416067957878113},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42973947525024414},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.34582898020744324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3368212580680847},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26556694507598877},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22208744287490845},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21044030785560608},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1985766887664795},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.16991639137268066},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12945476174354553},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12265941500663757},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396562","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1496424366","https://openalex.org/W1518236483","https://openalex.org/W2120430664","https://openalex.org/W2163897998","https://openalex.org/W2756875866","https://openalex.org/W2886776623","https://openalex.org/W6631122486"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2380365775","https://openalex.org/W2134109056","https://openalex.org/W2171284930","https://openalex.org/W2158959564","https://openalex.org/W294958645","https://openalex.org/W2040114516","https://openalex.org/W3133026170","https://openalex.org/W2160466292","https://openalex.org/W2016838262"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"novel":[4],"modified":[5],"low-power":[6],"and":[7,35,59,109],"strong":[8,94],"driving":[9,95],"capability":[10],"delay":[11,31,64,74,83],"cell":[12,32,45,65],"has":[13,90],"been":[14],"proposed,":[15],"which":[16,38],"belongs":[17],"to":[18],"one":[19],"of":[20,25,62,93,115,124],"the":[21,26,63,91],"three":[22],"important":[23],"modules":[24],"MMY-FIO-S40LL-1p2V":[27],"IP":[28],"library.":[29],"The":[30,56,112,121],"include":[33],"DLY3":[34,71,116,125],"DLY5":[36,80],"cells,":[37],"can":[39,47],"be":[40],"created":[41],"as":[42],"customized":[43],"standard":[44],"that":[46],"used":[48],"by":[49],"P&R":[50],"(Placement":[51],"&":[52],"Routing)":[53],"CAD":[54],"tool.":[55],"input":[57],"signal":[58,61],"output":[60],"are":[66],"both":[67],"50/50":[68],"duty":[69],"cycle.":[70],"supports":[72,81],"3ns":[73],"with":[75,84],"32-level":[76],"fine-tuned":[77],"delay-value":[78,87],"adjustment.":[79,88],"5ns":[82],"16-level":[85],"tuned":[86],"It":[89],"advantages":[92],"ability,":[96],"low":[97,99],"current,":[98],"power":[100],"consumption,":[101],"simple":[102],"wiring,":[103],"regular":[104],"array":[105],"layout,":[106],"small":[107],"area,":[108],"high":[110],"reliability.":[111],"layout":[113,122],"area":[114,123],"is":[117,126],"45.574um":[118],"\u00d7":[119,128],"58.123um.":[120],"50.594um":[127],"31.171um.":[129]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}