{"id":"https://openalex.org/W4391183602","doi":"https://doi.org/10.1109/asicon58565.2023.10396545","title":"A Speed Up Method towards DDR Subsystem Functional Verification in SoC","display_name":"A Speed Up Method towards DDR Subsystem Functional Verification in SoC","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183602","doi":"https://doi.org/10.1109/asicon58565.2023.10396545"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396545","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101649602","display_name":"Yande Jiang","orcid":"https://orcid.org/0000-0002-3638-219X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yande Jiang","raw_affiliation_strings":["Defense Innovation Institute,Academy of Military Science,Beijing,China,100071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Defense Innovation Institute,Academy of Military Science,Beijing,China,100071","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100634259","display_name":"Na Chen","orcid":"https://orcid.org/0009-0007-1085-3727"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Na Chen","raw_affiliation_strings":["Beijing University of Technology,Beijing Key Laboratory of Traffic Engineering,Beijing,China,100124"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing University of Technology,Beijing Key Laboratory of Traffic Engineering,Beijing,China,100124","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009691103","display_name":"Huiquan Wang","orcid":"https://orcid.org/0000-0002-7896-303X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Huiquan Wang","raw_affiliation_strings":["Defense Innovation Institute,Academy of Military Science,Beijing,China,100071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Defense Innovation Institute,Academy of Military Science,Beijing,China,100071","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049705266","display_name":"Guangda Zhang","orcid":"https://orcid.org/0000-0003-4732-9674"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guangda Zhang","raw_affiliation_strings":["Defense Innovation Institute,Academy of Military Science,Beijing,China,100071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Defense Innovation Institute,Academy of Military Science,Beijing,China,100071","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043154645","display_name":"Jun Xia","orcid":"https://orcid.org/0000-0002-1643-4706"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Xia","raw_affiliation_strings":["Hanhu Laboratory,Artificial Intelligence Chip and System Center,Zhejiang,China,314001"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hanhu Laboratory,Artificial Intelligence Chip and System Center,Zhejiang,China,314001","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"last","author":{"id":null,"display_name":"Xiaobo Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobo Yan","raw_affiliation_strings":["Hanhu Laboratory,Artificial Intelligence Chip and System Center,Zhejiang,China,314001"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hanhu Laboratory,Artificial Intelligence Chip and System Center,Zhejiang,China,314001","institution_ids":["https://openalex.org/I4210123185"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.7685925960540771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7611851692199707},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6125555038452148},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5939133763313293},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5093015432357788},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4859815537929535},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.38117706775665283},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2223767638206482},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11812332272529602}],"concepts":[{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.7685925960540771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7611851692199707},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6125555038452148},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5939133763313293},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5093015432357788},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4859815537929535},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.38117706775665283},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2223767638206482},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11812332272529602},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396545","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1984559585","https://openalex.org/W2476652129","https://openalex.org/W2503001858","https://openalex.org/W2920998275","https://openalex.org/W3046933254","https://openalex.org/W3115081222","https://openalex.org/W3147395157","https://openalex.org/W3212814011","https://openalex.org/W4205300843"],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W3209085687","https://openalex.org/W2108860137","https://openalex.org/W2125238773","https://openalex.org/W2153955347","https://openalex.org/W4375946032","https://openalex.org/W4389429005"],"abstract_inverted_index":{"As":[0,17],"CMOS":[1],"technology":[2],"is":[3,15,23,54,92,157],"approaching":[4],"atomic":[5],"feature":[6],"size,":[7],"the":[8,20,30,51,55,86,95,101,118,131,139,160],"complexity":[9],"of":[10,32,125,128],"SoC":[11,21,52,79],"(System":[12],"on":[13],"Chip)":[14],"increasing.":[16],"a":[18,33,78,126],"result,":[19],"verification":[22,36,53],"facing":[24],"increased":[25],"challenges,":[26],"which":[27,135,142],"calls":[28],"for":[29,43,48,67,170],"development":[31],"new":[34],"system-level":[35,41],"methodology.":[37],"En":[38],"route":[39],"to":[40,84,110],"verifications":[42],"SoCs,":[44],"an":[45,64,82],"efficient":[46,65],"method":[47,66],"speeding":[49,68,96,120,154],"up":[50,69,97,121,155,164],"main":[56],"desideratum.":[57],"To":[58],"this":[59,61],"end,":[60],"paper":[62],"proposes":[63],"subsystem-level":[70],"functional":[71],"verification,":[72],"and":[73,159,177],"takes":[74,123],"DDR":[75,102,106],"subsystem":[76],"in":[77,94],"design":[80],"as":[81],"example":[83],"validate":[85],"proposed":[87,119,153],"method.":[88,98],"A":[89],"bypass":[90],"skill":[91],"utilized":[93],"Through":[99],"replacing":[100],"configuration":[103],"interface":[104],"(a":[105],"AHB":[107,116],"bus":[108],"connecting":[109],"CPU)":[111],"with":[112,180],"another":[113],"faster":[114,137],"designed":[115,132],"bus,":[117],"technique":[122],"advantage":[124],"series":[127],"tasks":[129],"within":[130],"initialization":[133],"master,":[134],"are":[136,143],"than":[138],"same":[140],"operations":[141],"issued":[144],"from":[145],"CPU.":[146],"The":[147],"experimental":[148],"results":[149],"show":[150],"that":[151],"our":[152],"approach":[156],"efficient,":[158],"running":[161],"time":[162],"speed":[163],"ratios":[165],"reach":[166],"7.0\u00d7,":[167],"6.8\u00d7,":[168],"11.6\u00d7":[169],"RTL-level":[171],"simulations,":[172],"gate-level":[173,178],"simulations":[174,179],"without":[175],"back-annotation,":[176,181],"respectively.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}