{"id":"https://openalex.org/W4391183539","doi":"https://doi.org/10.1109/asicon58565.2023.10396468","title":"An Architecture of a Single-Event Tolerant D Flip-flop Using Full-Custom Design in 28nm Process","display_name":"An Architecture of a Single-Event Tolerant D Flip-flop Using Full-Custom Design in 28nm Process","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183539","doi":"https://doi.org/10.1109/asicon58565.2023.10396468"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396468","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100763651","display_name":"Yuanxin Tian","orcid":"https://orcid.org/0000-0003-3847-559X"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuanxin Tian","raw_affiliation_strings":["Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200"],"affiliations":[{"raw_affiliation_string":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108046742","display_name":"Yuejun Zhang","orcid":"https://orcid.org/0000-0003-1132-6332"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuejun Zhang","raw_affiliation_strings":["Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200"],"affiliations":[{"raw_affiliation_string":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074246475","display_name":"Huihong Zhang","orcid":"https://orcid.org/0000-0001-6195-4615"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huihong Zhang","raw_affiliation_strings":["Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200"],"affiliations":[{"raw_affiliation_string":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100960954","display_name":"Liang Wen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang Wen","raw_affiliation_strings":["China Coast Guard Academy,Department of Electronic Technology,Ningbo,China,315200"],"affiliations":[{"raw_affiliation_string":"China Coast Guard Academy,Department of Electronic Technology,Ningbo,China,315200","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106892182","display_name":"Pengjun Wang","orcid":"https://orcid.org/0000-0002-1461-3719"},"institutions":[{"id":"https://openalex.org/I146620803","display_name":"Wenzhou University","ror":"https://ror.org/020hxh324","country_code":"CN","type":"education","lineage":["https://openalex.org/I146620803"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengjun Wang","raw_affiliation_strings":["Wenzhou University,College of Electrical and Electronic Engineering,Wenzhou,China,325035"],"affiliations":[{"raw_affiliation_string":"Wenzhou University,College of Electrical and Electronic Engineering,Wenzhou,China,325035","institution_ids":["https://openalex.org/I146620803"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100779408","display_name":"Zhiyi Li","orcid":"https://orcid.org/0000-0002-8664-088X"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Li","raw_affiliation_strings":["Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200"],"affiliations":[{"raw_affiliation_string":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315200","institution_ids":["https://openalex.org/I109935558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100763651"],"corresponding_institution_ids":["https://openalex.org/I109935558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18355383,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.856900691986084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6398813128471375},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.5536441206932068},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.527299165725708},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5262267589569092},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5222885608673096},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.49001967906951904},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4841107130050659},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45653092861175537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43728065490722656},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.425426185131073},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42142510414123535},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4131806790828705},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40526437759399414},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19378072023391724},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17825043201446533},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.1366393268108368},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10668748617172241}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.856900691986084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6398813128471375},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.5536441206932068},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.527299165725708},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5262267589569092},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5222885608673096},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.49001967906951904},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4841107130050659},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45653092861175537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43728065490722656},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.425426185131073},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42142510414123535},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4131806790828705},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40526437759399414},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19378072023391724},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17825043201446533},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1366393268108368},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10668748617172241},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396468","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322605","display_name":"Ningbo University","ror":"https://ror.org/03et85d35"},{"id":"https://openalex.org/F4320332587","display_name":"Natural Science Foundation of Ningbo","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320336552","display_name":"Science and Technology Innovation 2025 Major Project of Ningbo","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1565111680","https://openalex.org/W1978960147","https://openalex.org/W2123507066","https://openalex.org/W2162817459","https://openalex.org/W2519319698","https://openalex.org/W2541998307","https://openalex.org/W4241414017","https://openalex.org/W4362544407"],"related_works":["https://openalex.org/W2981473605","https://openalex.org/W2168373109","https://openalex.org/W2611474147","https://openalex.org/W2783525109","https://openalex.org/W2350494013","https://openalex.org/W201315969","https://openalex.org/W4298048893","https://openalex.org/W4310090211","https://openalex.org/W3025377451","https://openalex.org/W2546023602"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,56,71,166],"address":[3],"the":[4,8,36,40,49,52,65,73,79,82,88,101,116,122,126,139,150,167],"radiation-induced":[5],"effects":[6],"in":[7,43,94],"timing":[9,54,128],"units":[10],"of":[11,39,51,78,125,159],"configurable":[12],"logic":[13,169],"block(CLB),":[14],"a":[15,58,154,157],"design":[16,32,57,67,77],"scheme":[17,33],"for":[18],"an":[19],"anti-single":[20],"event":[21],"flip-flop":[22,62,119],"based":[23],"on":[24],"master-slave":[25],"D":[26,61,118],"flip-flops":[27],"has":[28,103],"been":[29],"proposed.":[30],"This":[31],"first":[34],"optimizes":[35],"radiation-hardened":[37],"structure":[38],"dual-delay":[41],"chains":[42],"SETTOFF":[44],"and":[45,75,107,138],"combines":[46],"it":[47],"with":[48,156],"functionality":[50,106],"CLB":[53,127],"unit":[55],"flip":[59],"detection":[60],"circuit.":[63,80],"Then,":[64],"full-custom":[66],"method":[68],"is":[69,133,142],"used":[70],"complete":[72],"schematic":[74],"layout":[76,131],"Finally,":[81],"designed":[83],"circuit":[84,102],"was":[85,163],"simulated":[86],"using":[87],"TSMC":[89],"28nm":[90],"CMOS":[91],"process":[92],"parameters":[93],"SPECTRE.":[95],"The":[96,111,130,145],"simulation":[97,146],"results":[98,113,147],"showed":[99],"that":[100,115,149],"correct":[104,168],"logical":[105],"good":[108],"transient":[109],"characteristics.":[110],"experimental":[112],"demonstrated":[114],"proposed":[117],"can":[120],"achieve":[121],"basic":[123],"function":[124],"unit.":[129],"area":[132],"approximately":[134,160],"3.36\u03bcm<sup":[135],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[137],"power-delay":[140],"product":[141],"about":[143],"1.01fJ.":[144],"revealed":[148],"output":[151],"Q":[152],"exhibited":[153],"glitch":[155],"voltage":[158],"0.3V,":[161],"which":[162],"successfully":[164],"corrected":[165],"value.":[170]},"counts_by_year":[],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}