{"id":"https://openalex.org/W4391183726","doi":"https://doi.org/10.1109/asicon58565.2023.10396454","title":"An Automatic Optimization Method of Combinational Logic Loops in CGRA","display_name":"An Automatic Optimization Method of Combinational Logic Loops in CGRA","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183726","doi":"https://doi.org/10.1109/asicon58565.2023.10396454"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396454","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100450659","display_name":"Mingyang Chen","orcid":"https://orcid.org/0000-0002-5259-5558"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Mingyang Chen","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015214039","display_name":"Yunhui Qiu","orcid":"https://orcid.org/0000-0003-2754-6655"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunhui Qiu","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059055868","display_name":"Kaixiang Zhu","orcid":"https://orcid.org/0000-0001-9361-4797"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaixiang Zhu","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100450659"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.3091,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55496231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8048702478408813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6996890306472778},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6653357744216919},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.6265667676925659},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6027835607528687},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5452611446380615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5193911194801331},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4867551326751709},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4695333242416382},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46604788303375244},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4629201889038086},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.45099329948425293},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19883692264556885}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8048702478408813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6996890306472778},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6653357744216919},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.6265667676925659},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6027835607528687},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5452611446380615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5193911194801331},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4867551326751709},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4695333242416382},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46604788303375244},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4629201889038086},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45099329948425293},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19883692264556885},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396454","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396454","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2335240678","https://openalex.org/W2906043559","https://openalex.org/W3027559990","https://openalex.org/W4207044312","https://openalex.org/W4240831875","https://openalex.org/W4321637234"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W2039140951","https://openalex.org/W2072840391","https://openalex.org/W2107594749","https://openalex.org/W2157277696","https://openalex.org/W1591214607","https://openalex.org/W2146663621","https://openalex.org/W2125277664"],"abstract_inverted_index":{"In":[0,36,57],"Coarse-Grained":[1],"Reconfigurable":[2],"Arrays":[3],"(CGRA),":[4],"there":[5],"exists":[6],"combinational":[7,50],"logic":[8,51],"loops,":[9],"which":[10,72],"generally":[11],"exist":[12],"in":[13,32,107,114,135,139],"the":[14,25,49,59,78,104,115,128],"form":[15],"of":[16,61,85,97,117,132],"pseudo":[17],"paths.":[18],"Although":[19],"these":[20],"loops":[21,52],"do":[22],"not":[23],"affect":[24],"circuit":[26],"function,":[27],"they":[28],"may":[29],"cause":[30],"failures":[31],"static":[33],"timing":[34],"analysis.":[35],"this":[37],"paper,":[38],"we":[39,110],"apply":[40],"an":[41],"improved":[42,140],"Floyd":[43],"cycle":[44],"detection":[45],"algorithm":[46,63,92],"to":[47,123],"optimize":[48,77],"by":[53,66,120],"inserting":[54],"registers":[55,119],"strategically.":[56],"addition,":[58],"efficiency":[60],"our":[62,91,101,133],"is":[64],"enhanced":[65],"pruning":[67],"and":[68,81,130,143],"dynamic":[69],"programming":[70],"technique,":[71],"can":[73],"reduce":[74],"unnecessary":[75],"computations,":[76],"search":[79],"space,":[80],"enable":[82],"efficient":[83],"memorization":[84],"intermediate":[86],"results.":[87],"As":[88],"a":[89,94,112],"result,":[90],"achieves":[93],"significant":[95],"speedup":[96],"1927":[98],"times.":[99],"Comparing":[100],"method":[102,134],"with":[103],"existing":[105],"approach":[106],"TRAM":[108],"CGRA,":[109,137],"demonstrate":[111],"reduction":[113,126],"number":[116],"inserted":[118],"approximately":[121],"44%":[122],"48%.":[124],"This":[125],"showcases":[127],"effectiveness":[129],"superiority":[131],"optimizing":[136],"resulting":[138],"resource":[141],"utilization":[142],"potential":[144],"performance":[145],"enhancements.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}