{"id":"https://openalex.org/W4391183704","doi":"https://doi.org/10.1109/asicon58565.2023.10396326","title":"An ADPLL Design Model Based on LoRa IoT Application","display_name":"An ADPLL Design Model Based on LoRa IoT Application","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183704","doi":"https://doi.org/10.1109/asicon58565.2023.10396326"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396326","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000534045","display_name":"Yiyun Mao","orcid":"https://orcid.org/0009-0008-4465-6809"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yiyun Mao","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103039608","display_name":"Haoyuan Gao","orcid":"https://orcid.org/0009-0005-2076-8927"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyuan Gao","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100712057","display_name":"Dejian Li","orcid":"https://orcid.org/0009-0001-0547-2264"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dejian Li","raw_affiliation_strings":["Beijing Smartchip Semiconductor Technology Co., Ltd,Beijing Smartchip Microelectronics Technology Co., Ltd,Beijing,China","Beijing Smartchip Microelectronics Technology Co., Ltd, Beijing Smartchip Semiconductor Technology Co., Ltd, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing Smartchip Semiconductor Technology Co., Ltd,Beijing Smartchip Microelectronics Technology Co., Ltd,Beijing,China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Beijing Smartchip Microelectronics Technology Co., Ltd, Beijing Smartchip Semiconductor Technology Co., Ltd, Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104220652","display_name":"Hao Xu","orcid":"https://orcid.org/0009-0004-0925-8953"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Xu","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083182163","display_name":"Na Yan","orcid":"https://orcid.org/0000-0001-7012-404X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Na Yan","raw_affiliation_strings":["Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of Integrated Chip and Systems,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000534045"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18355156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12801","display_name":"Bluetooth and Wireless Communication Technologies","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172565460205078},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.581845223903656},{"id":"https://openalex.org/keywords/domain-model","display_name":"Domain model","score":0.5592912435531616},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5452558994293213},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.4404168426990509},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4245322346687317},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.35911959409713745},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.353400319814682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3201419711112976},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3081369698047638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1786929965019226},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.0877356231212616}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172565460205078},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.581845223903656},{"id":"https://openalex.org/C92548554","wikidata":"https://www.wikidata.org/wiki/Q2262868","display_name":"Domain model","level":3,"score":0.5592912435531616},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5452558994293213},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.4404168426990509},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4245322346687317},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.35911959409713745},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.353400319814682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3201419711112976},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3081369698047638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1786929965019226},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0877356231212616},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C207685749","wikidata":"https://www.wikidata.org/wiki/Q2088941","display_name":"Domain knowledge","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396326","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1991639238","https://openalex.org/W2129463322","https://openalex.org/W2153267648","https://openalex.org/W2163630970","https://openalex.org/W2597831797"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W4360861688","https://openalex.org/W2474043983","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W1930006379","https://openalex.org/W1588029880"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,37,42,50,73],"system":[4,30,84,128],"design,":[5],"working":[6,62],"on":[7,44],"the":[8,11,60,65,76,83,91,97,101,109,112,120,124,134],"basis":[9],"of":[10,13,36,96,111],"Internet":[12],"Things":[14],"(IoT)":[15],"LoRa":[16],"protocol,":[17],"for":[18,26],"giving":[19],"an":[20,56],"entire":[21],"and":[22,29,47,49,93],"reliable":[23],"design":[24,33,67,78,102],"guidance":[25],"ADPLL":[27,61],"circuits":[28],"specifications.":[31],"The":[32,126],"model":[34,79,103,129],"consists":[35],"phase-domain":[38,74],"model,":[39,53,75],"which":[40,54,69],"gives":[41,55],"verification":[43],"phase":[45],"noise":[46,92],"specification,":[48],"time-domain":[51],"behavior":[52],"complete":[57],"observation":[58],"during":[59],"procedure.":[63],"Besides":[64],"conventional":[66],"procedure,":[68],"often":[70],"only":[71,81],"uses":[72],"proposed":[77],"not":[80],"offers":[82],"behavior-level":[85],"operating":[86],"state,":[87],"but":[88],"also":[89,130],"obtains":[90],"performance":[94],"results":[95],"loop.":[98],"In":[99],"addition,":[100],"built":[104,127],"is":[105],"completely":[106],"time-domain-based,":[107],"so":[108],"implementation":[110],"actual":[113],"digital":[114],"circuit":[115],"can":[116],"be":[117],"guided":[118],"by":[119,139],"data":[121],"flow":[122],"inside":[123],"model.":[125],"covers":[131],"400M-510MHz,":[132],"including":[133],"ISM":[135],"frequency":[136],"point":[137],"used":[138],"LoRa.":[140]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}