{"id":"https://openalex.org/W4391183545","doi":"https://doi.org/10.1109/asicon58565.2023.10396298","title":"A Compilation Toolchain of Neural Networks for FPGA Backend","display_name":"A Compilation Toolchain of Neural Networks for FPGA Backend","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183545","doi":"https://doi.org/10.1109/asicon58565.2023.10396298"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396298","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082035207","display_name":"Jun Zeng","orcid":"https://orcid.org/0000-0001-7441-0406"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Zeng","raw_affiliation_strings":["Tsinghua University,Beijing,China","Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037652484","display_name":"Panfeng Wang","orcid":"https://orcid.org/0000-0001-9612-9826"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Panfeng Wang","raw_affiliation_strings":["Hercules Microelectronics Co., Ltd.,Beijing,China","Hercules Microelectronics Co., Ltd., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hercules Microelectronics Co., Ltd.,Beijing,China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Hercules Microelectronics Co., Ltd., Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100701008","display_name":"Haili Wang","orcid":"https://orcid.org/0000-0001-7741-6395"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haili Wang","raw_affiliation_strings":["Hercules Microelectronics Co., Ltd.,Beijing,China","Hercules Microelectronics Co., Ltd., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hercules Microelectronics Co., Ltd.,Beijing,China","institution_ids":["https://openalex.org/I4210089056"]},{"raw_affiliation_string":"Hercules Microelectronics Co., Ltd., Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058812423","display_name":"Hailong Yao","orcid":"https://orcid.org/0000-0002-8750-3086"},"institutions":[{"id":"https://openalex.org/I92403157","display_name":"University of Science and Technology Beijing","ror":"https://ror.org/02egmk993","country_code":"CN","type":"education","lineage":["https://openalex.org/I92403157"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Yao","raw_affiliation_strings":["University of Science and Technology Beijing,Beijing,China","University of Science and Technology Beijing, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology Beijing,Beijing,China","institution_ids":["https://openalex.org/I92403157"]},{"raw_affiliation_string":"University of Science and Technology Beijing, Beijing, China","institution_ids":["https://openalex.org/I92403157"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055546056","display_name":"Fuchun Sun","orcid":"https://orcid.org/0000-0003-3546-6305"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fuchun Sun","raw_affiliation_strings":["Tsinghua University,Beijing,China","Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18210009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.982699990272522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9779000282287598,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9939038753509521},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8158104419708252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7495103478431702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5532413125038147},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4649694263935089},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4317697286605835},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4113503098487854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32260873913764954},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16249188780784607},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10936903953552246}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9939038753509521},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8158104419708252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7495103478431702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5532413125038147},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4649694263935089},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4317697286605835},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4113503098487854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32260873913764954},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16249188780784607},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10936903953552246}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396298","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10396298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2013037783","https://openalex.org/W2909413202","https://openalex.org/W4230130155","https://openalex.org/W2668012471","https://openalex.org/W1967938402","https://openalex.org/W4389166683","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2542439007"],"abstract_inverted_index":{"As":[0],"neural":[1,33,93,127,167,185,229],"networks":[2],"are":[3,23,87,101,175],"widely":[4],"used":[5,30],"in":[6,31],"embedded":[7,32,61,166],"and":[8,13,44,56,79,85,91,112,142,159,199],"end-device":[9],"applications,":[10,18,62],"power":[11],"consumption":[12],"performance":[14],"optimization":[15],"for":[16,117,131,195,226],"specific":[17],"such":[19,109],"as":[20,110,177],"edge":[21],"computing,":[22],"gaining":[24],"increasing":[25],"attention.":[26],"FPGAs":[27],"have":[28,71],"been":[29],"network":[34,94,128,168,186,230],"applications":[35,95],"due":[36],"to":[37,52,73,89],"their":[38],"high":[39],"parallelism,":[40],"energy":[41],"efficiency,":[42],"reconfigurability,":[43],"customizability.":[45],"However,":[46,98],"traditional":[47],"FPGA":[48,133,145,151,184],"programming":[49,157],"techniques":[50],"fail":[51],"meet":[53],"the":[54,66,76,115,154,162,212,219,228,232,244,249,253],"rapid":[55],"iterative":[57],"development":[58,67,147,163],"requirements":[59],"of":[60,68,126,137,165,172,234,240,243],"which":[63,135],"also":[64],"limit":[65],"FPGAs.":[69,97],"Researchers":[70],"attempted":[72],"break":[74],"through":[75],"language-level":[77],"barriers":[78],"implement":[80],"end-to-end":[81],"flow.":[82],"Xilinx\u2019s":[83],"Vitis":[84],"LeFlow":[86],"proposed":[88,220],"import":[90],"execute":[92],"on":[96,104,201,211,231],"existing":[99],"works":[100,224],"all":[102],"focused":[103],"chips":[105],"from":[106,153,252],"foreign":[107],"manufacturers":[108],"Xilinx,":[111],"there":[113],"lacks":[114],"support":[116],"domestic":[118,132,235],"chips.":[119],"This":[120],"paper":[121,174],"proposes":[122],"a":[123,138,143,182,191,206,238],"complete":[124,144,183],"set":[125],"compilation":[129,222,255],"toolchain":[130,223],"backend,":[134],"consist":[136],"developer-friendly":[139],"Python":[140],"front-end":[141],"back-end":[146],"flow":[148],"that":[149,218],"relieves":[150],"developers":[152],"cumbersome":[155],"hardware":[156],"tasks,":[158],"therefore":[160],"improves":[161],"efficiency":[164],"applications.The":[169],"main":[170],"contributions":[171],"this":[173,202],"listed":[176],"follows.":[178],"(1)":[179],"We":[180,189],"propose":[181,205],"toolchain;":[187],"(2)":[188],"summarize":[190],"code":[192,207,251],"specification":[193,203],"friendly":[194],"high-level":[196],"synthesis":[197],"process,":[198],"based":[200,210],"we":[204],"generation":[208],"algorithm":[209],"operator":[213],"template.":[214],"Experimental":[215],"results":[216],"show":[217],"general":[221],"correctly":[225],"adapting":[227],"backend":[233],"FPGA,":[236],"with":[237,248],"reduction":[239],"about":[241],"64%":[242],"trigger":[245],"resources":[246],"compared":[247],"generated":[250],"state-of-the-art":[254],"framework.":[256]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}