{"id":"https://openalex.org/W4391183619","doi":"https://doi.org/10.1109/asicon58565.2023.10396160","title":"Receiver Characterization with On-Die Eye Monitor (ODEM) in LPDDR5 and DDR5 SDRAM","display_name":"Receiver Characterization with On-Die Eye Monitor (ODEM) in LPDDR5 and DDR5 SDRAM","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183619","doi":"https://doi.org/10.1109/asicon58565.2023.10396160"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10396160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon58565.2023.10396160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078406349","display_name":"Feng Lin","orcid":"https://orcid.org/0000-0001-5240-5200"},"institutions":[{"id":"https://openalex.org/I4210164774","display_name":"DXC Technology (United States)","ror":"https://ror.org/05scq4290","country_code":"US","type":"company","lineage":["https://openalex.org/I4210164774"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Feng Dan Lin","raw_affiliation_strings":["Changxin Memory Technologyies, Inc. (CXMT),PDC/Design,Shanghai,China","PDC/Design, Changxin Memory Technologyies, Inc. (CXMT), Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Changxin Memory Technologyies, Inc. (CXMT),PDC/Design,Shanghai,China","institution_ids":["https://openalex.org/I4210164774"]},{"raw_affiliation_string":"PDC/Design, Changxin Memory Technologyies, Inc. (CXMT), Shanghai, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101296218","display_name":"Kang Leo Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210134018","display_name":"Western Digital (China)","ror":"https://ror.org/035vbre72","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210121352","https://openalex.org/I4210134018"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kang Leo Zhao","raw_affiliation_strings":["CXMT,PDC/CAD,Shanghai,China","PDC/CAD, CXMT, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"CXMT,PDC/CAD,Shanghai,China","institution_ids":["https://openalex.org/I4210134018"]},{"raw_affiliation_string":"PDC/CAD, CXMT, Shanghai, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078406349"],"corresponding_institution_ids":["https://openalex.org/I4210164774"],"apc_list":null,"apc_paid":null,"fwci":0.616,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66724246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6152639389038086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48775726556777954},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21894028782844543}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6152639389038086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48775726556777954},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21894028782844543}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10396160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon58565.2023.10396160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W3016243220","https://openalex.org/W4312036186"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2042913821","https://openalex.org/W2372289614","https://openalex.org/W2629813803","https://openalex.org/W2041067810","https://openalex.org/W2250518232","https://openalex.org/W3199170188","https://openalex.org/W2360137025","https://openalex.org/W2362738566","https://openalex.org/W2469843853"],"abstract_inverted_index":{"As":[0],"the":[1],"speed":[2],"of":[3],"advanced":[4],"memory":[5],"products":[6],"exceeding":[7],"multi-GHz":[8],"range,":[9],"signal":[10],"integrity":[11],"(SI)":[12],"analysis":[13],"and":[14,25,42,68,99,126,130,147],"receiver":[15,59],"characterization":[16,63],"becomes":[17],"imperative":[18],"to":[19,95,104,115,135,145],"drive":[20],"a":[21,35,51,81,141],"robust":[22],"I/O":[23,45],"design":[24,71],"ensure":[26],"good":[27],"data":[28,102,142],"valid":[29],"window":[30],"(DVW).":[31],"Usually":[32],"there":[33],"is":[34,78,93,112],"gap":[36],"between":[37],"full":[38,86],"channel":[39,97],"system":[40],"simulation":[41,83],"on-die":[43,74],"high-speed":[44,58],"characterization.":[46,88],"Non-linear":[47],"equalization,":[48],"for":[49,85],"example":[50],"decision":[52],"feedback":[53],"equalizer":[54],"(DFE),":[55],"used":[56,94],"in":[57,65],"(RX)":[60],"makes":[61],"RX":[62,87,105,117],"difficult":[64],"providing":[66],"guidelines":[67],"insights":[69],"during":[70],"phase.":[72],"An":[73,107],"eye":[75,109],"monitor":[76],"(ODEM)":[77],"proposed":[79],"with":[80,140,151],"close-loop":[82],"flow":[84],"A":[89],"programmable":[90],"pattern":[91,103],"generator":[92,111],"mimic":[96],"response,":[98],"apply":[100],"such":[101],"inputs.":[106],"on-chip":[108],"diagram":[110],"also":[113],"included":[114],"measure":[116],"behaviors,":[118],"including":[119],"1-tap":[120],"DFE,":[121],"under":[122],"various":[123],"use":[124],"cases":[125],"conditions.":[127],"The":[128],"Char-flow":[129],"tool":[131],"has":[132],"been":[133],"applied":[134],"12Gbits":[136],"LPDDR5":[137],"SDRAM":[138,150],"product":[139],"rate":[143],"up":[144],"7500Mb/s/pin,":[146],"16Gbits":[148],"DDR5":[149],"6400Mb/s/pin,":[152],"using":[153],"DRAM":[154],"process.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}