{"id":"https://openalex.org/W4391183742","doi":"https://doi.org/10.1109/asicon58565.2023.10395994","title":"A Novel Programmable Risistance and Capacitance Network for High-Precision Analog Design","display_name":"A Novel Programmable Risistance and Capacitance Network for High-Precision Analog Design","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183742","doi":"https://doi.org/10.1109/asicon58565.2023.10395994"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10395994","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10395994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101302870","display_name":"Kejia Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kejia Zhu","raw_affiliation_strings":["Common Mode Semiconductor Co. Ltd,IC Deisgn Engineer,Shanghai,China","IC Deisgn Engineer, Common Mode Semiconductor Co. Ltd, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Common Mode Semiconductor Co. Ltd,IC Deisgn Engineer,Shanghai,China","institution_ids":["https://openalex.org/I4210119559"]},{"raw_affiliation_string":"IC Deisgn Engineer, Common Mode Semiconductor Co. Ltd, Shanghai, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101302870"],"corresponding_institution_ids":["https://openalex.org/I4210119559"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20979899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7436513304710388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6117462515830994},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4438047409057617},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4197540879249573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3316757082939148},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.327784925699234},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19126147031784058},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10982668399810791},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.07933616638183594}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7436513304710388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6117462515830994},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4438047409057617},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4197540879249573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3316757082939148},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.327784925699234},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19126147031784058},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10982668399810791},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.07933616638183594},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10395994","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10395994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W2999380399","https://openalex.org/W4210807885","https://openalex.org/W2248915580","https://openalex.org/W2059163921","https://openalex.org/W2051045034","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"In":[0],"this":[1],"pager,":[2],"we":[3],"implement":[4],"a":[5,53],"novel":[6],"programmable":[7],"resistance":[8,16],"and":[9,17,37,42],"capacitance":[10,18],"network.":[11],"It":[12],"can":[13,49,63],"adjust":[14],"the":[15,21],"value":[19],"on":[20],"fly":[22],"when":[23],"chip":[24],"is":[25],"on.":[26],"The":[27,40,47],"chain":[28],"architecture":[29],"makes":[30],"it":[31,62],"very":[32],"easy":[33],"for":[34],"scaling,":[35],"integration":[36],"layout":[38],"implementation.":[39],"area":[41],"power":[43],"costs":[44],"are":[45],"low.":[46],"IP":[48],"be":[50,64],"integrated":[51],"into":[52],"SOC":[54],"chip.":[55],"By":[56],"cooperate":[57],"with":[58],"other":[59],"host":[60],"MCU,":[61],"widely":[65],"used":[66],"in":[67,75],"products":[68],"that":[69],"need":[70],"high":[71],"precision":[72],"analog":[73],"circuits":[74],"their":[76],"lifecycle.":[77]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}