{"id":"https://openalex.org/W4391183679","doi":"https://doi.org/10.1109/asicon58565.2023.10395974","title":"A Digital Clock and Data Recovery Architecture with Precise Voting for Multi-Gigabit/s Links","display_name":"A Digital Clock and Data Recovery Architecture with Precise Voting for Multi-Gigabit/s Links","publication_year":2023,"publication_date":"2023-10-24","ids":{"openalex":"https://openalex.org/W4391183679","doi":"https://doi.org/10.1109/asicon58565.2023.10395974"},"language":"en","primary_location":{"id":"doi:10.1109/asicon58565.2023.10395974","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10395974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111117790","display_name":"Kaifan Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kaifan Jiang","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China","School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053535927","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0001-5673-620X"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["Fudan University,School of Microelectronics,Shanghai,China","School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,School of Microelectronics,Shanghai,China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]},{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111117790"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18368538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8890359401702881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7049325704574585},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.6826111078262329},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5404402613639832},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.4777088165283203},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4417962431907654},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4086931347846985},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39306169748306274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3558599352836609},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14242655038833618},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.13186022639274597},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11355423927307129}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8890359401702881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7049325704574585},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.6826111078262329},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5404402613639832},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.4777088165283203},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4417962431907654},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4086931347846985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39306169748306274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3558599352836609},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14242655038833618},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.13186022639274597},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11355423927307129},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon58565.2023.10395974","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/asicon58565.2023.10395974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 15th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2105638302","https://openalex.org/W2115545886","https://openalex.org/W2134104208","https://openalex.org/W2168597847","https://openalex.org/W3160131292","https://openalex.org/W4205277080"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2162282190","https://openalex.org/W2113302467","https://openalex.org/W2127708269","https://openalex.org/W1997735781","https://openalex.org/W2379572111","https://openalex.org/W2554461666","https://openalex.org/W2021288738","https://openalex.org/W2295601265"],"abstract_inverted_index":{"This":[0,67],"paper":[1],"presents":[2],"an":[3],"advanced":[4],"digital":[5,33],"phase-locked":[6],"loop":[7,18],"(PLL)":[8],"based":[9],"clock":[10],"and":[11,27,47,76],"data":[12,55],"recovery":[13],"circuit":[14],"with":[15,62],"a":[16,20,60],"self-adapted":[17],"gain,":[19],"precise":[21,44],"vote":[22],"to":[23,41,73,83],"achieve":[24],"optimal":[25],"sampling":[26,52],"high":[28],"jitter":[29,78,91],"tolerance.":[30],"The":[31,54],"proposed":[32],"CDR":[34,68],"includes":[35],"two":[36],"routes":[37],"of":[38,51,89],"edge":[39],"information":[40,46],"get":[42],"more":[43],"phase":[45,50,72],"adjust":[48],"the":[49,71,77,87],"clock.":[53],"rate":[56],"is":[57,92],"32Gbps":[58],"across":[59],"channel":[61],"8.5":[63],"dB":[64],"Nyquist":[65],"loss.":[66],"can":[69,80],"lock":[70],"1/64":[74],"UI":[75,85],"tolerance":[79],"be":[81],"up":[82],"0.33":[84],"when":[86],"frequency":[88],"sine":[90],"80MHz.":[93]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}