{"id":"https://openalex.org/W4200348341","doi":"https://doi.org/10.1109/asicon52560.2021.9620520","title":"CongestNN: An Bi-Directional Congestion Prediction Framework for Large-Scale Heterogeneous FPGAs","display_name":"CongestNN: An Bi-Directional Congestion Prediction Framework for Large-Scale Heterogeneous FPGAs","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200348341","doi":"https://doi.org/10.1109/asicon52560.2021.9620520"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620520","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101268427","display_name":"Chenyue Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenyue Ma","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001546435","display_name":"Yifeng Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifeng Xiao","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084837358","display_name":"Sifei Wang","orcid":"https://orcid.org/0000-0002-7408-4118"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sifei Wang","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group Co., Ltd, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Co., Ltd, Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103098516","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0003-4286-9292"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["Shanghai Fudan Microelectronics Group Co., Ltd, Shanghai, China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Fudan Microelectronics Group Co., Ltd, Shanghai, China","institution_ids":["https://openalex.org/I4210132426"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3005,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76681614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8084900379180908},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.76604163646698},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7493041753768921},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.49944543838500977},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4740464687347412},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.46697330474853516},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.45452606678009033},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4350129961967468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4329163432121277},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41162538528442383},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38355451822280884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3457297682762146},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.31468862295150757},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28341636061668396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8084900379180908},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.76604163646698},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7493041753768921},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.49944543838500977},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4740464687347412},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.46697330474853516},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.45452606678009033},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4350129961967468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4329163432121277},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41162538528442383},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38355451822280884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3457297682762146},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.31468862295150757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28341636061668396},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620520","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1901129140","https://openalex.org/W2897505503","https://openalex.org/W2899885603","https://openalex.org/W2903881552","https://openalex.org/W2983726556","https://openalex.org/W3013719760","https://openalex.org/W3140720939","https://openalex.org/W6639824700"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865"],"abstract_inverted_index":{"As":[0],"FPGA":[1,47],"technology":[2],"continues":[3],"scaling,":[4],"design":[5,48],"closure":[6],"process":[7],"requires":[8],"more":[9],"iterations":[10],"during":[11],"placement":[12,73],"and":[13,42,67,108,127],"routing":[14,21,61],"(P&R)":[15],"for":[16],"large":[17,31],"designs.":[18],"Accurate":[19],"advanced":[20],"congestion":[22,62,130,146],"prediction":[23,98],"can":[24],"effectively":[25],"relieve":[26],"this":[27],"problem":[28],"on":[29,110],"a":[30,53,77,84],"scale,":[32],"which":[33],"is":[34,93,106,137],"considered":[35],"as":[36],"one":[37,160],"of":[38,64,80,88,152],"the":[39,46,71,97,101,124,149,155],"most":[40],"significant":[41],"toughest":[43],"tasks":[44],"in":[45,70],"flow.":[49],"This":[50],"paper":[51],"proposes":[52],"novel":[54],"deep-learning":[55],"framework":[56],"named":[57],"CongestNN":[58,136],"to":[59,95,143],"predict":[60],"maps":[63,116],"both":[65],"horizontal":[66],"vertical":[68],"directions":[69],"global":[72],"(GP)":[74],"stage":[75],"with":[76,148],"unique":[78],"combination":[79],"GP-based":[81],"features.":[82,103],"A-net,":[83],"newly":[85],"designed":[86],"type":[87],"Fully":[89],"Convolutional":[90],"Network":[91],"(FCN),":[92],"deployed":[94],"accomplish":[96],"part":[99],"given":[100],"input":[102],"The":[104],"model":[105],"trained":[107],"tested":[109],"GPU":[111],"using":[112],"22,682":[113],"cropped":[114],"feature":[115],"derived":[117],"from":[118],"112":[119],"industrial":[120],"benchmarks":[121],"placed":[122],"by":[123,133],"Procise":[125,141],"placer":[126],"corresponding":[128],"golden":[129],"images":[131],"supplied":[132],"Xilinx":[134],"Vivado.":[135],"also":[138],"incorporated":[139],"into":[140],"straightforward":[142],"provide":[144],"instant":[145],"predictions":[147],"average":[150],"PCC":[151],"95.18%,":[153],"while":[154],"runtime":[156],"merely":[157],"takes":[158],"over":[159],"second.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}