{"id":"https://openalex.org/W4200293377","doi":"https://doi.org/10.1109/asicon52560.2021.9620475","title":"Effective Register Allocation for Configurable VLIW Crypto-Processor","display_name":"Effective Register Allocation for Configurable VLIW Crypto-Processor","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200293377","doi":"https://doi.org/10.1109/asicon52560.2021.9620475"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620475","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072486955","display_name":"Aiqing Wu","orcid":"https://orcid.org/0000-0002-7143-555X"},"institutions":[{"id":"https://openalex.org/I4210119388","display_name":"Zhejiang Science and Technology Information Institute","ror":"https://ror.org/02rzte064","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210119388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Aiqing Wu","raw_affiliation_strings":["China Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Institute of Information Science and Technology, Zhengzhou, China","institution_ids":["https://openalex.org/I4210119388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003437255","display_name":"Mengni Bie","orcid":"https://orcid.org/0000-0003-2446-6692"},"institutions":[{"id":"https://openalex.org/I4210119388","display_name":"Zhejiang Science and Technology Information Institute","ror":"https://ror.org/02rzte064","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210119388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengni Bie","raw_affiliation_strings":["China Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Institute of Information Science and Technology, Zhengzhou, China","institution_ids":["https://openalex.org/I4210119388"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100367530","display_name":"Longmei Nan","orcid":"https://orcid.org/0000-0002-1572-6088"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longmei Nan","raw_affiliation_strings":["School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101930815","display_name":"Wei Li","orcid":"https://orcid.org/0000-0003-0968-400X"},"institutions":[{"id":"https://openalex.org/I4210119388","display_name":"Zhejiang Science and Technology Information Institute","ror":"https://ror.org/02rzte064","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210119388"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["China Institute of Information Science and Technology, Zhengzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"China Institute of Information Science and Technology, Zhengzhou, China","institution_ids":["https://openalex.org/I4210119388"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13731","display_name":"Advanced Computing and Algorithms","score":0.9438999891281128,"subfield":{"id":"https://openalex.org/subfields/3322","display_name":"Urban Studies"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.928600013256073,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.93297278881073},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8538089990615845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.830338716506958},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7320674657821655},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5999017953872681},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5787279009819031},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4917466938495636},{"id":"https://openalex.org/keywords/intersection","display_name":"Intersection (aeronautics)","score":0.4771694242954254},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4119892120361328},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4119344651699066},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2318136990070343},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21970254182815552},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11906442046165466},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.09694623947143555}],"concepts":[{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.93297278881073},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8538089990615845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.830338716506958},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7320674657821655},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5999017953872681},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5787279009819031},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4917466938495636},{"id":"https://openalex.org/C64543145","wikidata":"https://www.wikidata.org/wiki/Q162942","display_name":"Intersection (aeronautics)","level":2,"score":0.4771694242954254},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4119892120361328},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4119344651699066},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2318136990070343},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21970254182815552},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11906442046165466},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.09694623947143555},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620475","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320329860","display_name":"National Science and Technology Major Project","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2140191557","https://openalex.org/W2345145764","https://openalex.org/W2581286023","https://openalex.org/W2756587144","https://openalex.org/W3000379383"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W3148322066","https://openalex.org/W2123715095","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W1942542608","https://openalex.org/W1971263764","https://openalex.org/W2054117411"],"abstract_inverted_index":{"An":[0],"Effective":[1],"register":[2,24,28,45],"allocation":[3,46],"algorithm":[4,52,62],"for":[5,90],"configurable":[6],"VLIW":[7],"crypto-processor":[8,95],"is":[9,77,84,88],"proposed":[10,61],"in":[11],"this":[12,60],"paper.":[13],"Calculate":[14],"the":[15,27,81,91],"intersection":[16],"of":[17,71,94],"definition-use":[18],"chain":[19],"constraint":[20],"sets,":[21],"and":[22,38,80],"allocate":[23],"class.":[25],"In":[26],"bank":[29],"allocation,":[30],"prioritize":[31],"instruction":[32],"bundles":[33],"with":[34],"all":[35],"slots":[36],"filled":[37],"balance":[39],"pressure":[40],"between":[41],"different":[42],"banks.":[43],"Specific":[44],"adopts":[47],"a":[48],"global":[49],"linear":[50],"scan":[51],"to":[53],"improve":[54],"efficiency.":[55],"Experimental":[56],"results":[57],"show":[58],"that":[59],"can":[63],"generate":[64],"relatively":[65],"high-quality":[66],"code.":[67],"The":[68],"average":[69],"utilization":[70,83],"registers":[72],"under":[73],"typical":[74],"cryptographic":[75],"algorithms":[76],"only":[78,85],"16.2%,":[79],"maximum":[82],"33.3%.":[86],"This":[87],"instructive":[89],"hardware":[92],"design":[93],"architecture.":[96]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}