{"id":"https://openalex.org/W4200315487","doi":"https://doi.org/10.1109/asicon52560.2021.9620399","title":"A 65nm Reliable Near-Subthreshold Standard Cells Design Using Schmitt Trigger","display_name":"A 65nm Reliable Near-Subthreshold Standard Cells Design Using Schmitt Trigger","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200315487","doi":"https://doi.org/10.1109/asicon52560.2021.9620399"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620399","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007225014","display_name":"Jinliang Han","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinliang Han","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004231059","display_name":"Yongzhong Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongzhong Wen","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108046742","display_name":"Yuejun Zhang","orcid":"https://orcid.org/0000-0003-1132-6332"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuejun Zhang","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106892182","display_name":"Pengjun Wang","orcid":"https://orcid.org/0000-0002-1461-3719"},"institutions":[{"id":"https://openalex.org/I146620803","display_name":"Wenzhou University","ror":"https://ror.org/020hxh324","country_code":"CN","type":"education","lineage":["https://openalex.org/I146620803"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengjun Wang","raw_affiliation_strings":["College of Electrical and Electronic Engineering, Wenzhou University, Wenzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical and Electronic Engineering, Wenzhou University, Wenzhou, China","institution_ids":["https://openalex.org/I146620803"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074246475","display_name":"Huihong Zhang","orcid":"https://orcid.org/0000-0001-6195-4615"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huihong Zhang","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4335,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47067022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.8884360790252686},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8028230667114258},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6602498292922974},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.6254347562789917},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6112586855888367},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5593286156654358},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5486711263656616},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5392398238182068},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5221536159515381},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48820263147354126},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4506705403327942},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40667951107025146},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3899226188659668},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25531846284866333}],"concepts":[{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.8884360790252686},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8028230667114258},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6602498292922974},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6254347562789917},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6112586855888367},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5593286156654358},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5486711263656616},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5392398238182068},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5221536159515381},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48820263147354126},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4506705403327942},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40667951107025146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3899226188659668},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25531846284866333},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620399","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1975918566","https://openalex.org/W2119935308","https://openalex.org/W2165749669","https://openalex.org/W2815305465","https://openalex.org/W2973068530","https://openalex.org/W4288050203"],"related_works":["https://openalex.org/W2014293693","https://openalex.org/W2467612263","https://openalex.org/W2009852498","https://openalex.org/W1991521745","https://openalex.org/W2109147260","https://openalex.org/W4220771873","https://openalex.org/W2786811717","https://openalex.org/W2974558493","https://openalex.org/W4319986883","https://openalex.org/W2743772479"],"abstract_inverted_index":{"The":[0,128],"researches":[1],"of":[2,17,23,80,90,110,118,143],"Near-threshold":[3],"circuits":[4,26],"pay":[5],"much":[6],"attention":[7],"to":[8,32,56,101],"performance":[9,22],"and":[10,34,41,65,87,106,145],"power":[11,18],"consumption":[12],"reduction.":[13],"With":[14],"the":[15,21,58,62,67,77,81,84,96,103,107,111,116,123,140,146],"reduction":[16],"supply":[19],"voltage,":[20],"standard":[24,48,119],"cell":[25,49,120],"provided":[27],"by":[28],"foundries":[29],"is":[30,149],"susceptible":[31],"noise":[33,147],"process":[35],"deviations.":[36],"After":[37],"researching":[38],"low-power":[39],"technology":[40],"Schmitt":[42,91],"Trigger,":[43],"we":[44,71,94],"propose":[45],"a":[46,73],"semi-stacked":[47],"circuit":[50,82,121],"with":[51,134],"high":[52],"robustness.":[53],"In":[54],"order":[55],"optimize":[57],"logic":[59],"gate,":[60],"reduce":[61],"leakage":[63],"current":[64,69,109],"improve":[66,102],"switch":[68],"ratio,":[70],"add":[72],"feedback":[74,88],"transistor":[75],"at":[76],"stack":[78],"node":[79],"via":[83],"hysteresis":[85],"effect":[86],"mechanism":[89],"Trigger.":[92],"Then,":[93],"utilize":[95],"minimum":[97],"width":[98],"design":[99,117],"method":[100],"switching":[104],"threshold":[105],"driving":[108],"transistor.":[112],"Our":[113],"approach":[114,138],"achieves":[115],"under":[122],"TSMC":[124],"65nm":[125],"CMOS":[126],"process.":[127],"experimental":[129],"results":[130],"suggest":[131],"that":[132],"compared":[133],"previous":[135],"works,":[136],"our":[137],"has":[139],"smallest":[141],"coefficient":[142],"variance":[144],"margin":[148],"improved":[150],"about":[151],"11.5%-15.3%.":[152]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}