{"id":"https://openalex.org/W4200202288","doi":"https://doi.org/10.1109/asicon52560.2021.9620385","title":"Design of Analog CMOS-Memristive Neural Network Circuits for Pattern Recognition","display_name":"Design of Analog CMOS-Memristive Neural Network Circuits for Pattern Recognition","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200202288","doi":"https://doi.org/10.1109/asicon52560.2021.9620385"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620385","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100766880","display_name":"Bo Li","orcid":"https://orcid.org/0000-0002-3705-1026"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bo Li","raw_affiliation_strings":["Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084114668","display_name":"Mingjie Yang","orcid":"https://orcid.org/0000-0002-5704-0738"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingjie Yang","raw_affiliation_strings":["Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072810436","display_name":"Guoyong Shi","orcid":"https://orcid.org/0000-0002-8655-3487"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoyong Shi","raw_affiliation_strings":["Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Dept. of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100766880"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":1.731,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83475039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8571245670318604},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7589383125305176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6623098850250244},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.606682538986206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5993241667747498},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5661066174507141},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5176389813423157},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.47474294900894165},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.43712037801742554},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4025322496891022},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3859483599662781},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.375855028629303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1958605945110321},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19497200846672058}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8571245670318604},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7589383125305176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6623098850250244},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.606682538986206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5993241667747498},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5661066174507141},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5176389813423157},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.47474294900894165},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.43712037801742554},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4025322496891022},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3859483599662781},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.375855028629303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1958605945110321},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19497200846672058},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620385","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1971556564","https://openalex.org/W2094621017","https://openalex.org/W2101295542","https://openalex.org/W2112181056","https://openalex.org/W2129857517","https://openalex.org/W2138674422","https://openalex.org/W2156387975","https://openalex.org/W2517138139","https://openalex.org/W2765833400","https://openalex.org/W2810068957","https://openalex.org/W2889463071","https://openalex.org/W2896122000","https://openalex.org/W2901847282","https://openalex.org/W2969937244","https://openalex.org/W3000025147","https://openalex.org/W3003821665","https://openalex.org/W3023212902","https://openalex.org/W3041897167","https://openalex.org/W3047135694","https://openalex.org/W3105270833","https://openalex.org/W3200591480","https://openalex.org/W6682889407","https://openalex.org/W6745378982","https://openalex.org/W6766837696","https://openalex.org/W6801483480"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2035017065","https://openalex.org/W2105831835","https://openalex.org/W2094066961","https://openalex.org/W2323645878","https://openalex.org/W4242780158","https://openalex.org/W2285231005","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W4318953393"],"abstract_inverted_index":{"We":[0,17],"present":[1],"circuit":[2,9],"design":[3],"methods":[4],"based":[5],"on":[6],"an":[7],"open-source":[8,44],"simulator":[10],"(Memr-SPICE)":[11],"for":[12],"implementing":[13],"CMOS-memristive":[14],"neural":[15,25],"networks.":[16],"compare":[18],"several":[19],"CMOS":[20],"circuits":[21],"that":[22],"implement":[23],"the":[24,43,49],"network":[26],"activation":[27],"functions":[28],"and":[29],"their":[30],"performance":[31,41],"in":[32],"pattern":[33,51],"recognition":[34,52],"by":[35,56],"memristive":[36],"analog":[37],"circuits.":[38],"The":[39],"simulation":[40],"of":[42],"Memr-SPICE":[45],"is":[46],"examined.":[47],"Also":[48],"circuit-level":[50],"results":[53],"are":[54],"cross-verified":[55],"software":[57],"simulation.":[58]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}