{"id":"https://openalex.org/W4200309596","doi":"https://doi.org/10.1109/asicon52560.2021.9620378","title":"Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch","display_name":"Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200309596","doi":"https://doi.org/10.1109/asicon52560.2021.9620378"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620378","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067203106","display_name":"Peiyi Zhao","orcid":"https://orcid.org/0000-0001-5461-9632"},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peiyi Zhao","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049812964","display_name":"Zisong Wang","orcid":"https://orcid.org/0000-0001-9632-6758"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zisong Wang","raw_affiliation_strings":["University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032841546","display_name":"Congyi Zhu","orcid":"https://orcid.org/0000-0002-8799-3257"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Congyi Zhu","raw_affiliation_strings":["Nanjing University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090229048","display_name":"Tom Springer","orcid":null},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Springer","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059312506","display_name":"Jacob Anabi","orcid":null},"institutions":[{"id":"https://openalex.org/I185071736","display_name":"Chapman University","ror":"https://ror.org/0452jzg20","country_code":"US","type":"education","lineage":["https://openalex.org/I185071736"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob Anabi","raw_affiliation_strings":["Fowler School of Engineering, Chapman University, Orange, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fowler School of Engineering, Chapman University, Orange, CA, USA","institution_ids":["https://openalex.org/I185071736"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070614875","display_name":"Yinshui Xia","orcid":"https://orcid.org/0000-0002-3831-3876"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinshui Xia","raw_affiliation_strings":["School of Information Science and Engineering, Ningbo University, Ningbo, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information Science and Engineering, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4335,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47018543,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.6528114080429077},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5673559308052063},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5642107725143433},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5640876889228821},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5546914339065552},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5389964580535889},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5274736285209656},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5000545978546143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49247464537620544},{"id":"https://openalex.org/keywords/pulsed-power","display_name":"Pulsed power","score":0.4816528856754303},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4586188793182373},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4562888741493225},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4470877945423126},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42909735441207886},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4158928394317627},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2728557586669922},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2504350543022156},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13744580745697021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1339293122291565}],"concepts":[{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.6528114080429077},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5673559308052063},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5642107725143433},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5640876889228821},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5546914339065552},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5389964580535889},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5274736285209656},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5000545978546143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49247464537620544},{"id":"https://openalex.org/C97039730","wikidata":"https://www.wikidata.org/wiki/Q552565","display_name":"Pulsed power","level":3,"score":0.4816528856754303},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4586188793182373},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4562888741493225},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4470877945423126},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42909735441207886},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4158928394317627},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2728557586669922},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2504350543022156},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13744580745697021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1339293122291565},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620378","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2047694997","https://openalex.org/W2125117969","https://openalex.org/W2128218350","https://openalex.org/W2145876393","https://openalex.org/W2770869942","https://openalex.org/W2944130837","https://openalex.org/W3115687881","https://openalex.org/W6679067565","https://openalex.org/W6681475482"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2468619362","https://openalex.org/W2905087769","https://openalex.org/W3148554323","https://openalex.org/W4404482516","https://openalex.org/W2075053969"],"abstract_inverted_index":{"Flip":[0],"flops/Pulsed":[1],"latches":[2],"are":[3],"one":[4],"of":[5,9,31],"the":[6],"main":[7],"contributors":[8],"dynamic":[10],"power":[11,32],"consumption":[12],"in":[13,50],"processors.":[14],"In":[15,29],"this":[16],"paper,":[17],"a":[18,51],"novel":[19],"Ultra-low-voltage":[20],"Low-power":[21],"Self-adaptive":[22],"Static":[23],"Pulsed":[24],"Latch,":[25],"SSPL,":[26],"is":[27],"proposed.":[28],"terms":[30],"consumption,":[33],"SSPL":[34],"outperforms":[35],"prior":[36],"state-of-the-art":[37],"pulsed":[38],"latch":[39],"up":[40],"to":[41],"60.1%":[42],"at":[43],"10%":[44],"data":[45],"switching":[46],"activity":[47],"using":[48],"1V":[49],"45nm":[52],"technology.":[53]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}