{"id":"https://openalex.org/W4200414989","doi":"https://doi.org/10.1109/asicon52560.2021.9620360","title":"Design and Implementation of Full Adder in One-Transistor-One-Resistor RRAM Array","display_name":"Design and Implementation of Full Adder in One-Transistor-One-Resistor RRAM Array","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200414989","doi":"https://doi.org/10.1109/asicon52560.2021.9620360"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620360","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100362478","display_name":"Xiangyu Zhang","orcid":"https://orcid.org/0009-0009-7033-5088"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiangyu Zhang","raw_affiliation_strings":["School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039314767","display_name":"Feng Wei","orcid":"https://orcid.org/0000-0002-7676-7596"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Wei","raw_affiliation_strings":["School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100324649","display_name":"Xiaoyan Liu","orcid":"https://orcid.org/0000-0002-6448-2008"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyan Liu","raw_affiliation_strings":["Institute of Microelectronics, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050097039","display_name":"Xiaole Cui","orcid":"https://orcid.org/0000-0002-3382-3703"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaole Cui","raw_affiliation_strings":["School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of ECE, Peking University Shenzhen Graduate School, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100362478"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18978501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.919832706451416},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.654632568359375},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.6513901352882385},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.6478438973426819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6441829204559326},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6248655319213867},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.596070408821106},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5960102081298828},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5376099348068237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5195834636688232},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.48072150349617004},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4499191641807556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37329691648483276},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3678429126739502},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3473522663116455},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32454121112823486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20875030755996704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14120492339134216},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11075511574745178},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1060381531715393}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.919832706451416},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.654632568359375},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.6513901352882385},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6478438973426819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6441829204559326},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6248655319213867},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.596070408821106},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5960102081298828},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5376099348068237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5195834636688232},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.48072150349617004},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4499191641807556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37329691648483276},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3678429126739502},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3473522663116455},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32454121112823486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20875030755996704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14120492339134216},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11075511574745178},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1060381531715393},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620360","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1982666872","https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2398563917","https://openalex.org/W2522667948","https://openalex.org/W2736603967","https://openalex.org/W2964474519","https://openalex.org/W3026710973","https://openalex.org/W4229677176","https://openalex.org/W4243651251"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W2953746839","https://openalex.org/W2516396101","https://openalex.org/W2374852146","https://openalex.org/W2370097872","https://openalex.org/W2064215635","https://openalex.org/W4295540194","https://openalex.org/W2897293593"],"abstract_inverted_index":{"A":[0],"new":[1],"scheme":[2],"to":[3,39,84],"construct":[4,40,63],"full":[5,42,66,78],"adder":[6,43,67,79],"in":[7,18,49,68],"one-transistor-one-resistor":[8],"(1T1R)":[9],"resistive":[10],"random":[11],"access":[12],"memory":[13],"(RRAM)":[14],"array":[15,70],"is":[16,44],"proposed":[17,45],"this":[19],"work.":[20],"IMemComp":[21],"logic":[22,35,56],"gates":[23],"play":[24],"the":[25,85],"role":[26],"of":[27,32,53,77,87],"fundamental":[28],"units.":[29],"By":[30],"means":[31],"these":[33],"cascadable":[34],"gates,":[36],"a":[37],"method":[38],"1-bit":[41],"and":[46],"experimentally":[47],"implemented":[48],"parallel,":[50],"which":[51],"consists":[52],"10-step":[54],"NAND":[55],"operations.":[57],"Basing":[58],"on":[59],"this,":[60],"we":[61],"can":[62],"half-parallel":[64],"multi-bit":[65],"1T1R":[69],"by":[71],"cascading":[72],"more":[73],"gates.":[74],"This":[75],"kind":[76],"presents":[80],"higher":[81],"efficiency":[82],"due":[83],"reduction":[86],"operation":[88],"steps.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}