{"id":"https://openalex.org/W4200457651","doi":"https://doi.org/10.1109/asicon52560.2021.9620301","title":"An Enhanced DSP Block Architecture for FPGA Supporting Multi-operands Addition Operation","display_name":"An Enhanced DSP Block Architecture for FPGA Supporting Multi-operands Addition Operation","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200457651","doi":"https://doi.org/10.1109/asicon52560.2021.9620301"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620301","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010695290","display_name":"Sanlin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210137199","display_name":"Aerospace Information Research Institute","ror":"https://ror.org/0419fj215","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210137199"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sanlin Chen","raw_affiliation_strings":["Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","institution_ids":["https://openalex.org/I4210137199","https://openalex.org/I19820366"]},{"raw_affiliation_string":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101639232","display_name":"Gang Cai","orcid":"https://orcid.org/0000-0002-9296-0775"},"institutions":[{"id":"https://openalex.org/I4210137199","display_name":"Aerospace Information Research Institute","ror":"https://ror.org/0419fj215","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210137199"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Cai","raw_affiliation_strings":["Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","institution_ids":["https://openalex.org/I4210137199","https://openalex.org/I19820366"]},{"raw_affiliation_string":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102845279","display_name":"Zhihong Huang","orcid":"https://orcid.org/0000-0002-4235-2587"},"institutions":[{"id":"https://openalex.org/I4210137199","display_name":"Aerospace Information Research Institute","ror":"https://ror.org/0419fj215","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210137199"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihong Huang","raw_affiliation_strings":["Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Aerospace Information Research Institute, Beijing, China","institution_ids":["https://openalex.org/I4210137199","https://openalex.org/I19820366"]},{"raw_affiliation_string":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210165038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010695290"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210137199","https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.8655,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65462164,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.9347283840179443},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7753565311431885},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7704983353614807},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6953572034835815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6951796412467957},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6734773516654968},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6418683528900146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5254932045936584},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4767754375934601},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.41894739866256714},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3495281934738159},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32303985953330994},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10928601026535034},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08912715315818787},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07092621922492981}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.9347283840179443},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7753565311431885},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7704983353614807},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6953572034835815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6951796412467957},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6734773516654968},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6418683528900146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5254932045936584},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4767754375934601},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.41894739866256714},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3495281934738159},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32303985953330994},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10928601026535034},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08912715315818787},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07092621922492981},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620301","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W276995","https://openalex.org/W2004940452","https://openalex.org/W2113724275","https://openalex.org/W2115769820","https://openalex.org/W3020044372","https://openalex.org/W3119632795","https://openalex.org/W4253231658","https://openalex.org/W4255534610"],"related_works":["https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2558076308","https://openalex.org/W2162004439","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W2081051399","https://openalex.org/W2890255203","https://openalex.org/W2033037612"],"abstract_inverted_index":{"The":[0,159],"DSP":[1,36,69,90,116,128,191],"block":[2,37,70,91,117,129,192],"can":[3,108,167,196],"effectively":[4],"improve":[5],"the":[6,14,53,68,85,99,102,136,153,156,164,179,187,194],"performance":[7,195],"of":[8,48,89,155,171,181,190],"arithmetic":[9],"operation":[10,23,42,76,94,112,177],"in":[11,27,105,123,139],"FPGA.":[12,124],"However,":[13],"commercial":[15],"FPGA":[16],"does":[17],"not":[18],"directly":[19,72],"support":[20,73],"multi-operands":[21,40,74,110],"addition":[22,41,75,93,111,176],"which":[24,66],"is":[25,95],"used":[26],"multiple":[28],"application":[29],"scenarios":[30],"such":[31],"as":[32],"FIR.":[33],"Using":[34],"traditional":[35,100],"to":[38,71,83,149],"realize":[39,109,168],"will":[43],"take":[44],"up":[45],"a":[46],"lot":[47],"logic":[49],"resources":[50,122],"and":[51,151,193],"affect":[52],"performance.":[54,79],"In":[55],"this":[56,106,131,140],"paper,":[57],"three":[58],"Multiplier":[59],"or":[60],"Addition":[61],"Blocks":[62],"(MABs)":[63],"are":[64],"proposed,":[65],"enable":[67],"with":[77,98,135],"high":[78],"Besides,":[80],"an":[81],"index":[82],"measure":[84],"area":[86,184],"utilization":[87],"rate":[88],"performing":[92],"proposed.":[96],"Compared":[97],"method,":[101],"design":[103,150,166],"proposed":[104,138,165],"research":[107],"by":[113],"only":[114],"using":[115],"without":[118,185],"occupying":[119],"other":[120],"logical":[121],"Based":[125],"on":[126],"Stratix-IV":[127],"architecture,":[130],"experiment":[132],"replaces":[133],"multiplier":[134],"MABs":[137],"paper.":[141],"We":[142],"use":[143],"SMIC":[144],"40nm":[145],"standard":[146],"CMOS":[147],"process":[148],"complete":[152],"implementation":[154],"overall":[157],"circuit.":[158],"experimental":[160],"results":[161],"show":[162],"that":[163],"two":[169],"sets":[170],"eight":[172],"18-bit":[173],"signed":[174],"number":[175],"at":[178],"cost":[180],"additional":[182],"7.48%":[183],"affecting":[186],"existing":[188],"functions":[189],"reach":[197],"500MHz.":[198]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}