{"id":"https://openalex.org/W4200432463","doi":"https://doi.org/10.1109/asicon52560.2021.9620259","title":"A CPU-FPGA Based Heterogeneous Accelerator for RepVGG","display_name":"A CPU-FPGA Based Heterogeneous Accelerator for RepVGG","publication_year":2021,"publication_date":"2021-10-26","ids":{"openalex":"https://openalex.org/W4200432463","doi":"https://doi.org/10.1109/asicon52560.2021.9620259"},"language":"en","primary_location":{"id":"doi:10.1109/asicon52560.2021.9620259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620259","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045706651","display_name":"Yiliang Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiliang Guo","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101433592","display_name":"Mingjun Jiang","orcid":"https://orcid.org/0000-0001-8689-0662"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingjun Jiang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041040327","display_name":"Feng Dong","orcid":"https://orcid.org/0000-0001-5085-2277"},"institutions":[{"id":"https://openalex.org/I4210115040","display_name":"iQIYI (China)","ror":"https://ror.org/026xvz038","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210115040"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Dong","raw_affiliation_strings":["Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210115040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111883452","display_name":"Kehua Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115040","display_name":"iQIYI (China)","ror":"https://ror.org/026xvz038","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210115040"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kehua Yu","raw_affiliation_strings":["Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210115040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037256858","display_name":"Ke Chen","orcid":"https://orcid.org/0000-0002-8977-6248"},"institutions":[{"id":"https://openalex.org/I4210115040","display_name":"iQIYI (China)","ror":"https://ror.org/026xvz038","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210115040"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ke Chen","raw_affiliation_strings":["Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210115040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046125641","display_name":"Wei Qu","orcid":"https://orcid.org/0000-0002-8710-2450"},"institutions":[{"id":"https://openalex.org/I4210115040","display_name":"iQIYI (China)","ror":"https://ror.org/026xvz038","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210115040"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Qu","raw_affiliation_strings":["Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210115040"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianfei Jiang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9817000031471252,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8265726566314697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.806618332862854},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.6428549289703369},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.6271218061447144},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5719566345214844},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5509702563285828},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5044904947280884},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.4223247766494751},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.41204050183296204},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4104948043823242},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.351209819316864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32814037799835205},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3210289478302002},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15420007705688477}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8265726566314697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806618332862854},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.6428549289703369},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.6271218061447144},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5719566345214844},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5509702563285828},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5044904947280884},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.4223247766494751},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.41204050183296204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4104948043823242},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.351209819316864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32814037799835205},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3210289478302002},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15420007705688477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon52560.2021.9620259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon52560.2021.9620259","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 14th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2785456876","https://openalex.org/W3114917619","https://openalex.org/W3177525997"],"related_works":["https://openalex.org/W3080440728","https://openalex.org/W2949649078","https://openalex.org/W3116497574","https://openalex.org/W2391126280","https://openalex.org/W4308067493","https://openalex.org/W2770717529","https://openalex.org/W2974672311","https://openalex.org/W2370179082","https://openalex.org/W2051925053","https://openalex.org/W4200432463"],"abstract_inverted_index":{"RepVGG":[0],"is":[1,92],"a":[2,9,14,36,60],"Convolutional":[3],"Neural":[4],"Network":[5],"(CNN)":[6],"that":[7],"has":[8,24],"VGG-like":[10],"inference-time":[11],"body":[12],"with":[13,18,87],"good":[15],"performance.":[16],"Compared":[17,86],"other":[19],"devices,":[20],"the":[21,25,76,88,90],"FPGA":[22],"accelerator":[23,39,82,91],"advantages":[26],"of":[27,63,72,75],"flexibility":[28],"and":[29,51,69],"efficiency.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34],"proposed":[35],"heterogeneous":[37],"CPU-FPGA":[38],"for":[40,47],"RepVGG.":[41],"Specific":[42],"computing":[43,70],"kernels":[44],"are":[45,54,78],"designed":[46],"convolution":[48],"layers.":[49],"Weight":[50],"bias":[52],"parameters":[53],"quantized":[55],"to":[56],"8":[57],"bits":[58],"without":[59],"large":[61],"loss":[62],"accuracy.":[64],"The":[65,81],"memory":[66],"access":[67],"performance":[68,71],"each":[73],"layer":[74],"network":[77],"also":[79],"optimized.":[80],"achieves":[83],"758":[84],"Gop/s.":[85],"CPU,":[89],"more":[93],"than":[94],"three":[95],"times":[96],"faster.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}